STM32U599

Search Reset

• 0x42028000ADC1// ADC1

  • 0x42028000ADC_ISR// ADC interrupt and status register

    • [12]LDORDY (def=0x0) // LDORDY
    • [9]AWD3 (def=0x0) // AWD3
    • [8]AWD2 (def=0x0) // AWD2
    • [7]AWD1 (def=0x0) // AWD1
    • [6]JEOS (def=0x0) // JEOS
    • [5]JEOC (def=0x0) // JEOC
    • [4]OVR (def=0x0) // OVR
    • [3]EOS (def=0x0) // EOS
    • [2]EOC (def=0x0) // EOC
    • [1]EOSMP (def=0x0) // EOSMP
    • [0]ADRDY (def=0x0) // ADRDY
  • 0x42028004ADC_IER// ADC interrupt enable register

    • [9]AWD3IE (def=0x0) // AWD3IE
    • [8]AWD2IE (def=0x0) // AWD2IE
    • [7]AWD1IE (def=0x0) // AWD1IE
    • [6]JEOSIE (def=0x0) // JEOSIE
    • [5]JEOCIE (def=0x0) // JEOCIE
    • [4]OVRIE (def=0x0) // OVRIE
    • [3]EOSIE (def=0x0) // EOSIE
    • [2]EOCIE (def=0x0) // EOCIE
    • [1]EOSMPIE (def=0x0) // EOSMPIE
    • [0]ADRDYIE (def=0x0) // ADRDYIE
  • 0x42028008ADC_CR// ADC control register

    • [31]ADCAL (def=0x0) // ADCAL
    • [29]DEEPPWD (def=0x1) // DEEPPWD
    • [28]ADVREGEN (def=0x0) // ADVREGEN
    • [24:27]CALINDEX (def=0x0) // CALINDEX
    • [16]ADCALLIN (def=0x0) // ADCALLIN
    • [5]JADSTP (def=0x0) // JADSTP
    • [4]ADSTP (def=0x0) // ADSTP
    • [3]JADSTART (def=0x0) // JADSTART
    • [2]ADSTART (def=0x0) // ADSTART
    • [1]ADDIS (def=0x0) // ADDIS
    • [0]ADEN (def=0x0) // ADEN
  • 0x4202800CADC_CFGR1// ADC configuration register

    • [26:30]AWD1CH (def=0x0) // AWD1CH
    • [25]JAUTO (def=0x0) // JAUTO
    • [24]JAWD1EN (def=0x0) // JAWD1EN
    • [23]AWD1EN (def=0x0) // AWD1EN
    • [22]AWD1SGL (def=0x0) // AWD1SGL
    • [20]JDISCEN (def=0x0) // JDISCEN
    • [17:19]DISCNUM (def=0x0) // DISCNUM
    • [16]DISCEN (def=0x0) // DISCEN
    • [14]AUTDLY (def=0x0) // AUTDLY
    • [13]CONT (def=0x0) // CONT
    • [12]OVRMOD (def=0x0) // OVRMOD
    • [10:11]EXTEN (def=0x0) // EXTEN
    • [5:9]EXTSEL (def=0x0) // EXTSEL
    • [2:3]RES (def=0x0) // RES
    • [0:1]DMNGT (def=0x0) // DMNGT
  • 0x42028010ADC_CFGR2// ADC configuration register 2

    • [28:31]LSHIFT (def=0x0) // LSHIFT
    • [27]LFTRIG (def=0x0) // LFTRIG
    • [16:25]OSR (def=0x0) // OSR
    • [15]SMPTRIG (def=0x0) // SMPTRIG
    • [14]SWTRIG (def=0x0) // SWTRIG
    • [13]BULB (def=0x0) // BULB
    • [10]ROVSM (def=0x0) // ROVSM
    • [9]TROVS (def=0x0) // TROVS
    • [5:8]OVSS (def=0x0) // OVSS
    • [1]JOVSE (def=0x0) // JOVSE
    • [0]ROVSE (def=0x0) // ROVSE
  • 0x42028014ADC_SMPR1// ADC sample time register 1

    • [27:29]SMP9 (def=0x0) // SMP9
    • [24:26]SMP8 (def=0x0) // SMP8
    • [21:23]SMP7 (def=0x0) // SMP7
    • [18:20]SMP6 (def=0x0) // SMP6
    • [15:17]SMP5 (def=0x0) // SMP5
    • [12:14]SMP4 (def=0x0) // SMP4
    • [9:11]SMP3 (def=0x0) // SMP3
    • [6:8]SMP2 (def=0x0) // SMP2
    • [3:5]SMP1 (def=0x0) // SMP1
    • [0:2]SMP0 (def=0x0) // SMP0
  • 0x42028018ADC_SMPR2// ADC sample time register 2

    • [27:29]SMP19 (def=0x0) // SMP19
    • [24:26]SMP18 (def=0x0) // SMP18
    • [21:23]SMP17 (def=0x0) // SMP17
    • [18:20]SMP16 (def=0x0) // SMP16
    • [15:17]SMP15 (def=0x0) // SMP15
    • [12:14]SMP14 (def=0x0) // SMP14
    • [9:11]SMP13 (def=0x0) // SMP13
    • [6:8]SMP12 (def=0x0) // SMP12
    • [3:5]SMP11 (def=0x0) // SMP11
    • [0:2]SMP10 (def=0x0) // SMP10
  • 0x4202801CADC_PCSEL// ADC channel preselection register

    • [19]PCSEL19 (def=0x0) // PCSEL19
    • [18]PCSEL18 (def=0x0) // PCSEL18
    • [17]PCSEL17 (def=0x0) // PCSEL17
    • [16]PCSEL16 (def=0x0) // PCSEL16
    • [15]PCSEL15 (def=0x0) // PCSEL15
    • [14]PCSEL14 (def=0x0) // PCSEL14
    • [13]PCSEL13 (def=0x0) // PCSEL13
    • [12]PCSEL12 (def=0x0) // PCSEL12
    • [11]PCSEL11 (def=0x0) // PCSEL11
    • [10]PCSEL10 (def=0x0) // PCSEL10
    • [9]PCSEL9 (def=0x0) // PCSEL9
    • [8]PCSEL8 (def=0x0) // PCSEL8
    • [7]PCSEL7 (def=0x0) // PCSEL7
    • [6]PCSEL6 (def=0x0) // PCSEL6
    • [5]PCSEL5 (def=0x0) // PCSEL5
    • [4]PCSEL4 (def=0x0) // PCSEL4
    • [3]PCSEL3 (def=0x0) // PCSEL3
    • [2]PCSEL2 (def=0x0) // PCSEL2
    • [1]PCSEL1 (def=0x0) // PCSEL1
    • [0]PCSEL0 (def=0x0) // PCSEL0
  • 0x42028030ADC_SQR1// ADC regular sequence register 1

    • [24:28]SQ4 (def=0x0) // SQ4
    • [18:22]SQ3 (def=0x0) // SQ3
    • [12:16]SQ2 (def=0x0) // SQ2
    • [6:10]SQ1 (def=0x0) // SQ1
    • [0:3]L (def=0x0) // L
  • 0x42028034ADC_SQR2// ADC regular sequence register 2

    • [24:28]SQ9 (def=0x0) // SQ9
    • [18:22]SQ8 (def=0x0) // SQ8
    • [12:16]SQ7 (def=0x0) // SQ7
    • [6:10]SQ6 (def=0x0) // SQ6
    • [0:4]SQ5 (def=0x0) // SQ5
  • 0x42028038ADC_SQR3// ADC regular sequence register 3

    • [24:28]SQ14 (def=0x0) // SQ14
    • [18:22]SQ13 (def=0x0) // SQ13
    • [12:16]SQ12 (def=0x0) // SQ12
    • [6:10]SQ11 (def=0x0) // SQ11
    • [0:4]SQ10 (def=0x0) // SQ10
  • 0x4202803CADC_SQR4// ADC regular sequence register 4

    • [6:10]SQ16 (def=0x0) // SQ16
    • [0:4]SQ15 (def=0x0) // SQ15
  • 0x42028040ADC_DR// ADC regular Data Register

    • [0:31]RDATA (def=0x0) // RDATA
  • 0x4202804CADC_JSQR// ADC injected sequence register

    • [27:31]JSQ4 (def=0x0) // JSQ4
    • [21:25]JSQ3 (def=0x0) // JSQ3
    • [15:19]JSQ2 (def=0x0) // JSQ2
    • [9:13]JSQ1 (def=0x0) // JSQ1
    • [7:8]JEXTEN (def=0x0) // JEXTEN
    • [2:6]JEXTSEL (def=0x0) // JEXTSEL
    • [0:1]JL (def=0x0) // JL
  • 0x42028060ADC_OFR1// ADC offset register

    • [27:31]OFFSET_CH (def=0x0) // OFFSET_CH
    • [26]SSAT (def=0x0) // SSAT
    • [25]USAT (def=0x0) // USAT
    • [24]POSOFF (def=0x0) // POSOFF
    • [0:23]OFFSET (def=0x0) // OFFSET
  • 0x42028064ADC_OFR2// ADC offset register

    • [27:31]OFFSET_CH (def=0x0) // OFFSET_CH
    • [26]SSAT (def=0x0) // SSAT
    • [25]USAT (def=0x0) // USAT
    • [24]POSOFF (def=0x0) // POSOFF
    • [0:23]OFFSET (def=0x0) // OFFSET
  • 0x42028068ADC_OFR3// ADC offset register

    • [27:31]OFFSET_CH (def=0x0) // OFFSET_CH
    • [26]SSAT (def=0x0) // SSAT
    • [25]USAT (def=0x0) // USAT
    • [24]POSOFF (def=0x0) // POSOFF
    • [0:23]OFFSET (def=0x0) // OFFSET
  • 0x4202806CADC_OFR4// ADC offset register

    • [27:31]OFFSET_CH (def=0x0) // OFFSET_CH
    • [26]SSAT (def=0x0) // SSAT
    • [25]USAT (def=0x0) // USAT
    • [24]POSOFF (def=0x0) // POSOFF
    • [0:23]OFFSET (def=0x0) // OFFSET
  • 0x42028070ADC_GCOMP// ADC gain compensation register

    • [31]GCOMP (def=0x0) // GCOMP
    • [0:13]GCOMPCOEFF (def=0x0) // GCOMPCOEFF
  • 0x42028080ADC_JDR1// ADC injected data register

    • [0:31]JDATA (def=0x0) // JDATA
  • 0x42028084ADC_JDR2// ADC injected data register

    • [0:31]JDATA (def=0x0) // JDATA
  • 0x42028088ADC_JDR3// ADC injected data register

    • [0:31]JDATA (def=0x0) // JDATA
  • 0x4202808CADC_JDR4// ADC injected data register

    • [0:31]JDATA (def=0x0) // JDATA
  • 0x420280A0ADC_AWD2CR// ADC analog watchdog 2 configuration register

    • [0:19]AWD2CH (def=0x0) // AWD2CH
  • 0x420280A4ADC_AWD3CR// ADC analog watchdog 3 configuration register

    • [0:19]AWD3CH (def=0x0) // AWD3CH
  • 0x420280A8ADC_LTR1// ADC watchdog threshold register 1

    • [0:24]LTR1 (def=0x0) // LTR1
  • 0x420280ACADC_HTR1// ADC watchdog threshold register 1

    • [29:31]AWDFILT1 (def=0x0) // AWDFILT1
    • [0:24]HTR1 (def=0x1FFFFFF) // HTR1
  • 0x420280B0ADC_LTR2// ADC watchdog lower threshold register 2

    • [0:24]LTR2 (def=0x0) // LTR2
  • 0x420280B4ADC_HTR2// ADC watchdog higher threshold register 2

    • [0:24]HTR2 (def=0x1FFFFFF) // HTR2
  • 0x420280B8ADC_LTR3// ADC watchdog lower threshold register 3

    • [0:24]LTR3 (def=0x0) // LTR3
  • 0x420280BCADC_HTR3// ADC watchdog higher threshold register 3

    • [0:24]HTR3 (def=0x1FFFFFF) // HTR3
  • 0x420280C0ADC_DIFSEL// ADC differential mode selection register

    • [0:19]DIFSEL (def=0x0) // DIFSEL
  • 0x420280C4ADC_CALFACT// ADC user control register

    • [25]CAPTURE_COEF (def=0x0) // CAPTURE_COEF
    • [24]LATCH_COEF (def=0x0) // LATCH_COEF
    • [16]VALIDITY (def=0x0) // VALIDITY
    • [8:15]I_APB_DATA (def=0x0) // I_APB_DATA
    • [0:7]I_APB_ADDR (def=0x0) // I_APB_ADDR
  • 0x420280C8ADC_CALFACT2// ADC calibration factor register

    • [0:31]CALFACT (def=0x0) // CALFACT
  interrupts:
  • [37] ADC12 // ADC1 (14 bits) global interrupt
• 0x52028000SEC_ADC1//

  • 0x52028000ADC_ISR// ADC interrupt and status register

    • [12]LDORDY (def=0x0) // LDORDY
    • [9]AWD3 (def=0x0) // AWD3
    • [8]AWD2 (def=0x0) // AWD2
    • [7]AWD1 (def=0x0) // AWD1
    • [6]JEOS (def=0x0) // JEOS
    • [5]JEOC (def=0x0) // JEOC
    • [4]OVR (def=0x0) // OVR
    • [3]EOS (def=0x0) // EOS
    • [2]EOC (def=0x0) // EOC
    • [1]EOSMP (def=0x0) // EOSMP
    • [0]ADRDY (def=0x0) // ADRDY
  • 0x52028004ADC_IER// ADC interrupt enable register

    • [9]AWD3IE (def=0x0) // AWD3IE
    • [8]AWD2IE (def=0x0) // AWD2IE
    • [7]AWD1IE (def=0x0) // AWD1IE
    • [6]JEOSIE (def=0x0) // JEOSIE
    • [5]JEOCIE (def=0x0) // JEOCIE
    • [4]OVRIE (def=0x0) // OVRIE
    • [3]EOSIE (def=0x0) // EOSIE
    • [2]EOCIE (def=0x0) // EOCIE
    • [1]EOSMPIE (def=0x0) // EOSMPIE
    • [0]ADRDYIE (def=0x0) // ADRDYIE
  • 0x52028008ADC_CR// ADC control register

    • [31]ADCAL (def=0x0) // ADCAL
    • [29]DEEPPWD (def=0x1) // DEEPPWD
    • [28]ADVREGEN (def=0x0) // ADVREGEN
    • [24:27]CALINDEX (def=0x0) // CALINDEX
    • [16]ADCALLIN (def=0x0) // ADCALLIN
    • [5]JADSTP (def=0x0) // JADSTP
    • [4]ADSTP (def=0x0) // ADSTP
    • [3]JADSTART (def=0x0) // JADSTART
    • [2]ADSTART (def=0x0) // ADSTART
    • [1]ADDIS (def=0x0) // ADDIS
    • [0]ADEN (def=0x0) // ADEN
  • 0x5202800CADC_CFGR1// ADC configuration register

    • [26:30]AWD1CH (def=0x0) // AWD1CH
    • [25]JAUTO (def=0x0) // JAUTO
    • [24]JAWD1EN (def=0x0) // JAWD1EN
    • [23]AWD1EN (def=0x0) // AWD1EN
    • [22]AWD1SGL (def=0x0) // AWD1SGL
    • [20]JDISCEN (def=0x0) // JDISCEN
    • [17:19]DISCNUM (def=0x0) // DISCNUM
    • [16]DISCEN (def=0x0) // DISCEN
    • [14]AUTDLY (def=0x0) // AUTDLY
    • [13]CONT (def=0x0) // CONT
    • [12]OVRMOD (def=0x0) // OVRMOD
    • [10:11]EXTEN (def=0x0) // EXTEN
    • [5:9]EXTSEL (def=0x0) // EXTSEL
    • [2:3]RES (def=0x0) // RES
    • [0:1]DMNGT (def=0x0) // DMNGT
  • 0x52028010ADC_CFGR2// ADC configuration register 2

    • [28:31]LSHIFT (def=0x0) // LSHIFT
    • [27]LFTRIG (def=0x0) // LFTRIG
    • [16:25]OSR (def=0x0) // OSR
    • [15]SMPTRIG (def=0x0) // SMPTRIG
    • [14]SWTRIG (def=0x0) // SWTRIG
    • [13]BULB (def=0x0) // BULB
    • [10]ROVSM (def=0x0) // ROVSM
    • [9]TROVS (def=0x0) // TROVS
    • [5:8]OVSS (def=0x0) // OVSS
    • [1]JOVSE (def=0x0) // JOVSE
    • [0]ROVSE (def=0x0) // ROVSE
  • 0x52028014ADC_SMPR1// ADC sample time register 1

    • [27:29]SMP9 (def=0x0) // SMP9
    • [24:26]SMP8 (def=0x0) // SMP8
    • [21:23]SMP7 (def=0x0) // SMP7
    • [18:20]SMP6 (def=0x0) // SMP6
    • [15:17]SMP5 (def=0x0) // SMP5
    • [12:14]SMP4 (def=0x0) // SMP4
    • [9:11]SMP3 (def=0x0) // SMP3
    • [6:8]SMP2 (def=0x0) // SMP2
    • [3:5]SMP1 (def=0x0) // SMP1
    • [0:2]SMP0 (def=0x0) // SMP0
  • 0x52028018ADC_SMPR2// ADC sample time register 2

    • [27:29]SMP19 (def=0x0) // SMP19
    • [24:26]SMP18 (def=0x0) // SMP18
    • [21:23]SMP17 (def=0x0) // SMP17
    • [18:20]SMP16 (def=0x0) // SMP16
    • [15:17]SMP15 (def=0x0) // SMP15
    • [12:14]SMP14 (def=0x0) // SMP14
    • [9:11]SMP13 (def=0x0) // SMP13
    • [6:8]SMP12 (def=0x0) // SMP12
    • [3:5]SMP11 (def=0x0) // SMP11
    • [0:2]SMP10 (def=0x0) // SMP10
  • 0x5202801CADC_PCSEL// ADC channel preselection register

    • [19]PCSEL19 (def=0x0) // PCSEL19
    • [18]PCSEL18 (def=0x0) // PCSEL18
    • [17]PCSEL17 (def=0x0) // PCSEL17
    • [16]PCSEL16 (def=0x0) // PCSEL16
    • [15]PCSEL15 (def=0x0) // PCSEL15
    • [14]PCSEL14 (def=0x0) // PCSEL14
    • [13]PCSEL13 (def=0x0) // PCSEL13
    • [12]PCSEL12 (def=0x0) // PCSEL12
    • [11]PCSEL11 (def=0x0) // PCSEL11
    • [10]PCSEL10 (def=0x0) // PCSEL10
    • [9]PCSEL9 (def=0x0) // PCSEL9
    • [8]PCSEL8 (def=0x0) // PCSEL8
    • [7]PCSEL7 (def=0x0) // PCSEL7
    • [6]PCSEL6 (def=0x0) // PCSEL6
    • [5]PCSEL5 (def=0x0) // PCSEL5
    • [4]PCSEL4 (def=0x0) // PCSEL4
    • [3]PCSEL3 (def=0x0) // PCSEL3
    • [2]PCSEL2 (def=0x0) // PCSEL2
    • [1]PCSEL1 (def=0x0) // PCSEL1
    • [0]PCSEL0 (def=0x0) // PCSEL0
  • 0x52028030ADC_SQR1// ADC regular sequence register 1

    • [24:28]SQ4 (def=0x0) // SQ4
    • [18:22]SQ3 (def=0x0) // SQ3
    • [12:16]SQ2 (def=0x0) // SQ2
    • [6:10]SQ1 (def=0x0) // SQ1
    • [0:3]L (def=0x0) // L
  • 0x52028034ADC_SQR2// ADC regular sequence register 2

    • [24:28]SQ9 (def=0x0) // SQ9
    • [18:22]SQ8 (def=0x0) // SQ8
    • [12:16]SQ7 (def=0x0) // SQ7
    • [6:10]SQ6 (def=0x0) // SQ6
    • [0:4]SQ5 (def=0x0) // SQ5
  • 0x52028038ADC_SQR3// ADC regular sequence register 3

    • [24:28]SQ14 (def=0x0) // SQ14
    • [18:22]SQ13 (def=0x0) // SQ13
    • [12:16]SQ12 (def=0x0) // SQ12
    • [6:10]SQ11 (def=0x0) // SQ11
    • [0:4]SQ10 (def=0x0) // SQ10
  • 0x5202803CADC_SQR4// ADC regular sequence register 4

    • [6:10]SQ16 (def=0x0) // SQ16
    • [0:4]SQ15 (def=0x0) // SQ15
  • 0x52028040ADC_DR// ADC regular Data Register

    • [0:31]RDATA (def=0x0) // RDATA
  • 0x5202804CADC_JSQR// ADC injected sequence register

    • [27:31]JSQ4 (def=0x0) // JSQ4
    • [21:25]JSQ3 (def=0x0) // JSQ3
    • [15:19]JSQ2 (def=0x0) // JSQ2
    • [9:13]JSQ1 (def=0x0) // JSQ1
    • [7:8]JEXTEN (def=0x0) // JEXTEN
    • [2:6]JEXTSEL (def=0x0) // JEXTSEL
    • [0:1]JL (def=0x0) // JL
  • 0x52028060ADC_OFR1// ADC offset register

    • [27:31]OFFSET_CH (def=0x0) // OFFSET_CH
    • [26]SSAT (def=0x0) // SSAT
    • [25]USAT (def=0x0) // USAT
    • [24]POSOFF (def=0x0) // POSOFF
    • [0:23]OFFSET (def=0x0) // OFFSET
  • 0x52028064ADC_OFR2// ADC offset register

    • [27:31]OFFSET_CH (def=0x0) // OFFSET_CH
    • [26]SSAT (def=0x0) // SSAT
    • [25]USAT (def=0x0) // USAT
    • [24]POSOFF (def=0x0) // POSOFF
    • [0:23]OFFSET (def=0x0) // OFFSET
  • 0x52028068ADC_OFR3// ADC offset register

    • [27:31]OFFSET_CH (def=0x0) // OFFSET_CH
    • [26]SSAT (def=0x0) // SSAT
    • [25]USAT (def=0x0) // USAT
    • [24]POSOFF (def=0x0) // POSOFF
    • [0:23]OFFSET (def=0x0) // OFFSET
  • 0x5202806CADC_OFR4// ADC offset register

    • [27:31]OFFSET_CH (def=0x0) // OFFSET_CH
    • [26]SSAT (def=0x0) // SSAT
    • [25]USAT (def=0x0) // USAT
    • [24]POSOFF (def=0x0) // POSOFF
    • [0:23]OFFSET (def=0x0) // OFFSET
  • 0x52028070ADC_GCOMP// ADC gain compensation register

    • [31]GCOMP (def=0x0) // GCOMP
    • [0:13]GCOMPCOEFF (def=0x0) // GCOMPCOEFF
  • 0x52028080ADC_JDR1// ADC injected data register

    • [0:31]JDATA (def=0x0) // JDATA
  • 0x52028084ADC_JDR2// ADC injected data register

    • [0:31]JDATA (def=0x0) // JDATA
  • 0x52028088ADC_JDR3// ADC injected data register

    • [0:31]JDATA (def=0x0) // JDATA
  • 0x5202808CADC_JDR4// ADC injected data register

    • [0:31]JDATA (def=0x0) // JDATA
  • 0x520280A0ADC_AWD2CR// ADC analog watchdog 2 configuration register

    • [0:19]AWD2CH (def=0x0) // AWD2CH
  • 0x520280A4ADC_AWD3CR// ADC analog watchdog 3 configuration register

    • [0:19]AWD3CH (def=0x0) // AWD3CH
  • 0x520280A8ADC_LTR1// ADC watchdog threshold register 1

    • [0:24]LTR1 (def=0x0) // LTR1
  • 0x520280ACADC_HTR1// ADC watchdog threshold register 1

    • [29:31]AWDFILT1 (def=0x0) // AWDFILT1
    • [0:24]HTR1 (def=0x1FFFFFF) // HTR1
  • 0x520280B0ADC_LTR2// ADC watchdog lower threshold register 2

    • [0:24]LTR2 (def=0x0) // LTR2
  • 0x520280B4ADC_HTR2// ADC watchdog higher threshold register 2

    • [0:24]HTR2 (def=0x1FFFFFF) // HTR2
  • 0x520280B8ADC_LTR3// ADC watchdog lower threshold register 3

    • [0:24]LTR3 (def=0x0) // LTR3
  • 0x520280BCADC_HTR3// ADC watchdog higher threshold register 3

    • [0:24]HTR3 (def=0x1FFFFFF) // HTR3
  • 0x520280C0ADC_DIFSEL// ADC differential mode selection register

    • [0:19]DIFSEL (def=0x0) // DIFSEL
  • 0x520280C4ADC_CALFACT// ADC user control register

    • [25]CAPTURE_COEF (def=0x0) // CAPTURE_COEF
    • [24]LATCH_COEF (def=0x0) // LATCH_COEF
    • [16]VALIDITY (def=0x0) // VALIDITY
    • [8:15]I_APB_DATA (def=0x0) // I_APB_DATA
    • [0:7]I_APB_ADDR (def=0x0) // I_APB_ADDR
  • 0x520280C8ADC_CALFACT2// ADC calibration factor register

    • [0:31]CALFACT (def=0x0) // CALFACT
• 0x42028100ADC2//

  • 0x42028100ADC_ISR// ADC interrupt and status register

    • [12]LDORDY (def=0x0) // LDORDY
    • [9]AWD3 (def=0x0) // AWD3
    • [8]AWD2 (def=0x0) // AWD2
    • [7]AWD1 (def=0x0) // AWD1
    • [6]JEOS (def=0x0) // JEOS
    • [5]JEOC (def=0x0) // JEOC
    • [4]OVR (def=0x0) // OVR
    • [3]EOS (def=0x0) // EOS
    • [2]EOC (def=0x0) // EOC
    • [1]EOSMP (def=0x0) // EOSMP
    • [0]ADRDY (def=0x0) // ADRDY
  • 0x42028104ADC_IER// ADC interrupt enable register

    • [9]AWD3IE (def=0x0) // AWD3IE
    • [8]AWD2IE (def=0x0) // AWD2IE
    • [7]AWD1IE (def=0x0) // AWD1IE
    • [6]JEOSIE (def=0x0) // JEOSIE
    • [5]JEOCIE (def=0x0) // JEOCIE
    • [4]OVRIE (def=0x0) // OVRIE
    • [3]EOSIE (def=0x0) // EOSIE
    • [2]EOCIE (def=0x0) // EOCIE
    • [1]EOSMPIE (def=0x0) // EOSMPIE
    • [0]ADRDYIE (def=0x0) // ADRDYIE
  • 0x42028108ADC_CR// ADC control register

    • [31]ADCAL (def=0x0) // ADCAL
    • [29]DEEPPWD (def=0x1) // DEEPPWD
    • [28]ADVREGEN (def=0x0) // ADVREGEN
    • [24:27]CALINDEX (def=0x0) // CALINDEX
    • [16]ADCALLIN (def=0x0) // ADCALLIN
    • [5]JADSTP (def=0x0) // JADSTP
    • [4]ADSTP (def=0x0) // ADSTP
    • [3]JADSTART (def=0x0) // JADSTART
    • [2]ADSTART (def=0x0) // ADSTART
    • [1]ADDIS (def=0x0) // ADDIS
    • [0]ADEN (def=0x0) // ADEN
  • 0x4202810CADC_CFGR1// ADC configuration register

    • [26:30]AWD1CH (def=0x0) // AWD1CH
    • [25]JAUTO (def=0x0) // JAUTO
    • [24]JAWD1EN (def=0x0) // JAWD1EN
    • [23]AWD1EN (def=0x0) // AWD1EN
    • [22]AWD1SGL (def=0x0) // AWD1SGL
    • [20]JDISCEN (def=0x0) // JDISCEN
    • [17:19]DISCNUM (def=0x0) // DISCNUM
    • [16]DISCEN (def=0x0) // DISCEN
    • [14]AUTDLY (def=0x0) // AUTDLY
    • [13]CONT (def=0x0) // CONT
    • [12]OVRMOD (def=0x0) // OVRMOD
    • [10:11]EXTEN (def=0x0) // EXTEN
    • [5:9]EXTSEL (def=0x0) // EXTSEL
    • [2:3]RES (def=0x0) // RES
    • [0:1]DMNGT (def=0x0) // DMNGT
  • 0x42028110ADC_CFGR2// ADC configuration register 2

    • [28:31]LSHIFT (def=0x0) // LSHIFT
    • [27]LFTRIG (def=0x0) // LFTRIG
    • [16:25]OSR (def=0x0) // OSR
    • [15]SMPTRIG (def=0x0) // SMPTRIG
    • [14]SWTRIG (def=0x0) // SWTRIG
    • [13]BULB (def=0x0) // BULB
    • [10]ROVSM (def=0x0) // ROVSM
    • [9]TROVS (def=0x0) // TROVS
    • [5:8]OVSS (def=0x0) // OVSS
    • [1]JOVSE (def=0x0) // JOVSE
    • [0]ROVSE (def=0x0) // ROVSE
  • 0x42028114ADC_SMPR1// ADC sample time register 1

    • [27:29]SMP9 (def=0x0) // SMP9
    • [24:26]SMP8 (def=0x0) // SMP8
    • [21:23]SMP7 (def=0x0) // SMP7
    • [18:20]SMP6 (def=0x0) // SMP6
    • [15:17]SMP5 (def=0x0) // SMP5
    • [12:14]SMP4 (def=0x0) // SMP4
    • [9:11]SMP3 (def=0x0) // SMP3
    • [6:8]SMP2 (def=0x0) // SMP2
    • [3:5]SMP1 (def=0x0) // SMP1
    • [0:2]SMP0 (def=0x0) // SMP0
  • 0x42028118ADC_SMPR2// ADC sample time register 2

    • [27:29]SMP19 (def=0x0) // SMP19
    • [24:26]SMP18 (def=0x0) // SMP18
    • [21:23]SMP17 (def=0x0) // SMP17
    • [18:20]SMP16 (def=0x0) // SMP16
    • [15:17]SMP15 (def=0x0) // SMP15
    • [12:14]SMP14 (def=0x0) // SMP14
    • [9:11]SMP13 (def=0x0) // SMP13
    • [6:8]SMP12 (def=0x0) // SMP12
    • [3:5]SMP11 (def=0x0) // SMP11
    • [0:2]SMP10 (def=0x0) // SMP10
  • 0x4202811CADC_PCSEL// ADC channel preselection register

    • [19]PCSEL19 (def=0x0) // PCSEL19
    • [18]PCSEL18 (def=0x0) // PCSEL18
    • [17]PCSEL17 (def=0x0) // PCSEL17
    • [16]PCSEL16 (def=0x0) // PCSEL16
    • [15]PCSEL15 (def=0x0) // PCSEL15
    • [14]PCSEL14 (def=0x0) // PCSEL14
    • [13]PCSEL13 (def=0x0) // PCSEL13
    • [12]PCSEL12 (def=0x0) // PCSEL12
    • [11]PCSEL11 (def=0x0) // PCSEL11
    • [10]PCSEL10 (def=0x0) // PCSEL10
    • [9]PCSEL9 (def=0x0) // PCSEL9
    • [8]PCSEL8 (def=0x0) // PCSEL8
    • [7]PCSEL7 (def=0x0) // PCSEL7
    • [6]PCSEL6 (def=0x0) // PCSEL6
    • [5]PCSEL5 (def=0x0) // PCSEL5
    • [4]PCSEL4 (def=0x0) // PCSEL4
    • [3]PCSEL3 (def=0x0) // PCSEL3
    • [2]PCSEL2 (def=0x0) // PCSEL2
    • [1]PCSEL1 (def=0x0) // PCSEL1
    • [0]PCSEL0 (def=0x0) // PCSEL0
  • 0x42028130ADC_SQR1// ADC regular sequence register 1

    • [24:28]SQ4 (def=0x0) // SQ4
    • [18:22]SQ3 (def=0x0) // SQ3
    • [12:16]SQ2 (def=0x0) // SQ2
    • [6:10]SQ1 (def=0x0) // SQ1
    • [0:3]L (def=0x0) // L
  • 0x42028134ADC_SQR2// ADC regular sequence register 2

    • [24:28]SQ9 (def=0x0) // SQ9
    • [18:22]SQ8 (def=0x0) // SQ8
    • [12:16]SQ7 (def=0x0) // SQ7
    • [6:10]SQ6 (def=0x0) // SQ6
    • [0:4]SQ5 (def=0x0) // SQ5
  • 0x42028138ADC_SQR3// ADC regular sequence register 3

    • [24:28]SQ14 (def=0x0) // SQ14
    • [18:22]SQ13 (def=0x0) // SQ13
    • [12:16]SQ12 (def=0x0) // SQ12
    • [6:10]SQ11 (def=0x0) // SQ11
    • [0:4]SQ10 (def=0x0) // SQ10
  • 0x4202813CADC_SQR4// ADC regular sequence register 4

    • [6:10]SQ16 (def=0x0) // SQ16
    • [0:4]SQ15 (def=0x0) // SQ15
  • 0x42028140ADC_DR// ADC regular Data Register

    • [0:31]RDATA (def=0x0) // RDATA
  • 0x4202814CADC_JSQR// ADC injected sequence register

    • [27:31]JSQ4 (def=0x0) // JSQ4
    • [21:25]JSQ3 (def=0x0) // JSQ3
    • [15:19]JSQ2 (def=0x0) // JSQ2
    • [9:13]JSQ1 (def=0x0) // JSQ1
    • [7:8]JEXTEN (def=0x0) // JEXTEN
    • [2:6]JEXTSEL (def=0x0) // JEXTSEL
    • [0:1]JL (def=0x0) // JL
  • 0x42028160ADC_OFR1// ADC offset register

    • [27:31]OFFSET_CH (def=0x0) // OFFSET_CH
    • [26]SSAT (def=0x0) // SSAT
    • [25]USAT (def=0x0) // USAT
    • [24]POSOFF (def=0x0) // POSOFF
    • [0:23]OFFSET (def=0x0) // OFFSET
  • 0x42028164ADC_OFR2// ADC offset register

    • [27:31]OFFSET_CH (def=0x0) // OFFSET_CH
    • [26]SSAT (def=0x0) // SSAT
    • [25]USAT (def=0x0) // USAT
    • [24]POSOFF (def=0x0) // POSOFF
    • [0:23]OFFSET (def=0x0) // OFFSET
  • 0x42028168ADC_OFR3// ADC offset register

    • [27:31]OFFSET_CH (def=0x0) // OFFSET_CH
    • [26]SSAT (def=0x0) // SSAT
    • [25]USAT (def=0x0) // USAT
    • [24]POSOFF (def=0x0) // POSOFF
    • [0:23]OFFSET (def=0x0) // OFFSET
  • 0x4202816CADC_OFR4// ADC offset register

    • [27:31]OFFSET_CH (def=0x0) // OFFSET_CH
    • [26]SSAT (def=0x0) // SSAT
    • [25]USAT (def=0x0) // USAT
    • [24]POSOFF (def=0x0) // POSOFF
    • [0:23]OFFSET (def=0x0) // OFFSET
  • 0x42028170ADC_GCOMP// ADC gain compensation register

    • [31]GCOMP (def=0x0) // GCOMP
    • [0:13]GCOMPCOEFF (def=0x0) // GCOMPCOEFF
  • 0x42028180ADC_JDR1// ADC injected data register

    • [0:31]JDATA (def=0x0) // JDATA
  • 0x42028184ADC_JDR2// ADC injected data register

    • [0:31]JDATA (def=0x0) // JDATA
  • 0x42028188ADC_JDR3// ADC injected data register

    • [0:31]JDATA (def=0x0) // JDATA
  • 0x4202818CADC_JDR4// ADC injected data register

    • [0:31]JDATA (def=0x0) // JDATA
  • 0x420281A0ADC_AWD2CR// ADC analog watchdog 2 configuration register

    • [0:19]AWD2CH (def=0x0) // AWD2CH
  • 0x420281A4ADC_AWD3CR// ADC analog watchdog 3 configuration register

    • [0:19]AWD3CH (def=0x0) // AWD3CH
  • 0x420281A8ADC_LTR1// ADC watchdog threshold register 1

    • [0:24]LTR1 (def=0x0) // LTR1
  • 0x420281ACADC_HTR1// ADC watchdog threshold register 1

    • [29:31]AWDFILT1 (def=0x0) // AWDFILT1
    • [0:24]HTR1 (def=0x1FFFFFF) // HTR1
  • 0x420281B0ADC_LTR2// ADC watchdog lower threshold register 2

    • [0:24]LTR2 (def=0x0) // LTR2
  • 0x420281B4ADC_HTR2// ADC watchdog higher threshold register 2

    • [0:24]HTR2 (def=0x1FFFFFF) // HTR2
  • 0x420281B8ADC_LTR3// ADC watchdog lower threshold register 3

    • [0:24]LTR3 (def=0x0) // LTR3
  • 0x420281BCADC_HTR3// ADC watchdog higher threshold register 3

    • [0:24]HTR3 (def=0x1FFFFFF) // HTR3
  • 0x420281C0ADC_DIFSEL// ADC differential mode selection register

    • [0:19]DIFSEL (def=0x0) // DIFSEL
  • 0x420281C4ADC_CALFACT// ADC user control register

    • [25]CAPTURE_COEF (def=0x0) // CAPTURE_COEF
    • [24]LATCH_COEF (def=0x0) // LATCH_COEF
    • [16]VALIDITY (def=0x0) // VALIDITY
    • [8:15]I_APB_DATA (def=0x0) // I_APB_DATA
    • [0:7]I_APB_ADDR (def=0x0) // I_APB_ADDR
  • 0x420281C8ADC_CALFACT2// ADC calibration factor register

    • [0:31]CALFACT (def=0x0) // CALFACT
• 0x52028100SEC_ADC2//

  • 0x52028100ADC_ISR// ADC interrupt and status register

    • [12]LDORDY (def=0x0) // LDORDY
    • [9]AWD3 (def=0x0) // AWD3
    • [8]AWD2 (def=0x0) // AWD2
    • [7]AWD1 (def=0x0) // AWD1
    • [6]JEOS (def=0x0) // JEOS
    • [5]JEOC (def=0x0) // JEOC
    • [4]OVR (def=0x0) // OVR
    • [3]EOS (def=0x0) // EOS
    • [2]EOC (def=0x0) // EOC
    • [1]EOSMP (def=0x0) // EOSMP
    • [0]ADRDY (def=0x0) // ADRDY
  • 0x52028104ADC_IER// ADC interrupt enable register

    • [9]AWD3IE (def=0x0) // AWD3IE
    • [8]AWD2IE (def=0x0) // AWD2IE
    • [7]AWD1IE (def=0x0) // AWD1IE
    • [6]JEOSIE (def=0x0) // JEOSIE
    • [5]JEOCIE (def=0x0) // JEOCIE
    • [4]OVRIE (def=0x0) // OVRIE
    • [3]EOSIE (def=0x0) // EOSIE
    • [2]EOCIE (def=0x0) // EOCIE
    • [1]EOSMPIE (def=0x0) // EOSMPIE
    • [0]ADRDYIE (def=0x0) // ADRDYIE
  • 0x52028108ADC_CR// ADC control register

    • [31]ADCAL (def=0x0) // ADCAL
    • [29]DEEPPWD (def=0x1) // DEEPPWD
    • [28]ADVREGEN (def=0x0) // ADVREGEN
    • [24:27]CALINDEX (def=0x0) // CALINDEX
    • [16]ADCALLIN (def=0x0) // ADCALLIN
    • [5]JADSTP (def=0x0) // JADSTP
    • [4]ADSTP (def=0x0) // ADSTP
    • [3]JADSTART (def=0x0) // JADSTART
    • [2]ADSTART (def=0x0) // ADSTART
    • [1]ADDIS (def=0x0) // ADDIS
    • [0]ADEN (def=0x0) // ADEN
  • 0x5202810CADC_CFGR1// ADC configuration register

    • [26:30]AWD1CH (def=0x0) // AWD1CH
    • [25]JAUTO (def=0x0) // JAUTO
    • [24]JAWD1EN (def=0x0) // JAWD1EN
    • [23]AWD1EN (def=0x0) // AWD1EN
    • [22]AWD1SGL (def=0x0) // AWD1SGL
    • [20]JDISCEN (def=0x0) // JDISCEN
    • [17:19]DISCNUM (def=0x0) // DISCNUM
    • [16]DISCEN (def=0x0) // DISCEN
    • [14]AUTDLY (def=0x0) // AUTDLY
    • [13]CONT (def=0x0) // CONT
    • [12]OVRMOD (def=0x0) // OVRMOD
    • [10:11]EXTEN (def=0x0) // EXTEN
    • [5:9]EXTSEL (def=0x0) // EXTSEL
    • [2:3]RES (def=0x0) // RES
    • [0:1]DMNGT (def=0x0) // DMNGT
  • 0x52028110ADC_CFGR2// ADC configuration register 2

    • [28:31]LSHIFT (def=0x0) // LSHIFT
    • [27]LFTRIG (def=0x0) // LFTRIG
    • [16:25]OSR (def=0x0) // OSR
    • [15]SMPTRIG (def=0x0) // SMPTRIG
    • [14]SWTRIG (def=0x0) // SWTRIG
    • [13]BULB (def=0x0) // BULB
    • [10]ROVSM (def=0x0) // ROVSM
    • [9]TROVS (def=0x0) // TROVS
    • [5:8]OVSS (def=0x0) // OVSS
    • [1]JOVSE (def=0x0) // JOVSE
    • [0]ROVSE (def=0x0) // ROVSE
  • 0x52028114ADC_SMPR1// ADC sample time register 1

    • [27:29]SMP9 (def=0x0) // SMP9
    • [24:26]SMP8 (def=0x0) // SMP8
    • [21:23]SMP7 (def=0x0) // SMP7
    • [18:20]SMP6 (def=0x0) // SMP6
    • [15:17]SMP5 (def=0x0) // SMP5
    • [12:14]SMP4 (def=0x0) // SMP4
    • [9:11]SMP3 (def=0x0) // SMP3
    • [6:8]SMP2 (def=0x0) // SMP2
    • [3:5]SMP1 (def=0x0) // SMP1
    • [0:2]SMP0 (def=0x0) // SMP0
  • 0x52028118ADC_SMPR2// ADC sample time register 2

    • [27:29]SMP19 (def=0x0) // SMP19
    • [24:26]SMP18 (def=0x0) // SMP18
    • [21:23]SMP17 (def=0x0) // SMP17
    • [18:20]SMP16 (def=0x0) // SMP16
    • [15:17]SMP15 (def=0x0) // SMP15
    • [12:14]SMP14 (def=0x0) // SMP14
    • [9:11]SMP13 (def=0x0) // SMP13
    • [6:8]SMP12 (def=0x0) // SMP12
    • [3:5]SMP11 (def=0x0) // SMP11
    • [0:2]SMP10 (def=0x0) // SMP10
  • 0x5202811CADC_PCSEL// ADC channel preselection register

    • [19]PCSEL19 (def=0x0) // PCSEL19
    • [18]PCSEL18 (def=0x0) // PCSEL18
    • [17]PCSEL17 (def=0x0) // PCSEL17
    • [16]PCSEL16 (def=0x0) // PCSEL16
    • [15]PCSEL15 (def=0x0) // PCSEL15
    • [14]PCSEL14 (def=0x0) // PCSEL14
    • [13]PCSEL13 (def=0x0) // PCSEL13
    • [12]PCSEL12 (def=0x0) // PCSEL12
    • [11]PCSEL11 (def=0x0) // PCSEL11
    • [10]PCSEL10 (def=0x0) // PCSEL10
    • [9]PCSEL9 (def=0x0) // PCSEL9
    • [8]PCSEL8 (def=0x0) // PCSEL8
    • [7]PCSEL7 (def=0x0) // PCSEL7
    • [6]PCSEL6 (def=0x0) // PCSEL6
    • [5]PCSEL5 (def=0x0) // PCSEL5
    • [4]PCSEL4 (def=0x0) // PCSEL4
    • [3]PCSEL3 (def=0x0) // PCSEL3
    • [2]PCSEL2 (def=0x0) // PCSEL2
    • [1]PCSEL1 (def=0x0) // PCSEL1
    • [0]PCSEL0 (def=0x0) // PCSEL0
  • 0x52028130ADC_SQR1// ADC regular sequence register 1

    • [24:28]SQ4 (def=0x0) // SQ4
    • [18:22]SQ3 (def=0x0) // SQ3
    • [12:16]SQ2 (def=0x0) // SQ2
    • [6:10]SQ1 (def=0x0) // SQ1
    • [0:3]L (def=0x0) // L
  • 0x52028134ADC_SQR2// ADC regular sequence register 2

    • [24:28]SQ9 (def=0x0) // SQ9
    • [18:22]SQ8 (def=0x0) // SQ8
    • [12:16]SQ7 (def=0x0) // SQ7
    • [6:10]SQ6 (def=0x0) // SQ6
    • [0:4]SQ5 (def=0x0) // SQ5
  • 0x52028138ADC_SQR3// ADC regular sequence register 3

    • [24:28]SQ14 (def=0x0) // SQ14
    • [18:22]SQ13 (def=0x0) // SQ13
    • [12:16]SQ12 (def=0x0) // SQ12
    • [6:10]SQ11 (def=0x0) // SQ11
    • [0:4]SQ10 (def=0x0) // SQ10
  • 0x5202813CADC_SQR4// ADC regular sequence register 4

    • [6:10]SQ16 (def=0x0) // SQ16
    • [0:4]SQ15 (def=0x0) // SQ15
  • 0x52028140ADC_DR// ADC regular Data Register

    • [0:31]RDATA (def=0x0) // RDATA
  • 0x5202814CADC_JSQR// ADC injected sequence register

    • [27:31]JSQ4 (def=0x0) // JSQ4
    • [21:25]JSQ3 (def=0x0) // JSQ3
    • [15:19]JSQ2 (def=0x0) // JSQ2
    • [9:13]JSQ1 (def=0x0) // JSQ1
    • [7:8]JEXTEN (def=0x0) // JEXTEN
    • [2:6]JEXTSEL (def=0x0) // JEXTSEL
    • [0:1]JL (def=0x0) // JL
  • 0x52028160ADC_OFR1// ADC offset register

    • [27:31]OFFSET_CH (def=0x0) // OFFSET_CH
    • [26]SSAT (def=0x0) // SSAT
    • [25]USAT (def=0x0) // USAT
    • [24]POSOFF (def=0x0) // POSOFF
    • [0:23]OFFSET (def=0x0) // OFFSET
  • 0x52028164ADC_OFR2// ADC offset register

    • [27:31]OFFSET_CH (def=0x0) // OFFSET_CH
    • [26]SSAT (def=0x0) // SSAT
    • [25]USAT (def=0x0) // USAT
    • [24]POSOFF (def=0x0) // POSOFF
    • [0:23]OFFSET (def=0x0) // OFFSET
  • 0x52028168ADC_OFR3// ADC offset register

    • [27:31]OFFSET_CH (def=0x0) // OFFSET_CH
    • [26]SSAT (def=0x0) // SSAT
    • [25]USAT (def=0x0) // USAT
    • [24]POSOFF (def=0x0) // POSOFF
    • [0:23]OFFSET (def=0x0) // OFFSET
  • 0x5202816CADC_OFR4// ADC offset register

    • [27:31]OFFSET_CH (def=0x0) // OFFSET_CH
    • [26]SSAT (def=0x0) // SSAT
    • [25]USAT (def=0x0) // USAT
    • [24]POSOFF (def=0x0) // POSOFF
    • [0:23]OFFSET (def=0x0) // OFFSET
  • 0x52028170ADC_GCOMP// ADC gain compensation register

    • [31]GCOMP (def=0x0) // GCOMP
    • [0:13]GCOMPCOEFF (def=0x0) // GCOMPCOEFF
  • 0x52028180ADC_JDR1// ADC injected data register

    • [0:31]JDATA (def=0x0) // JDATA
  • 0x52028184ADC_JDR2// ADC injected data register

    • [0:31]JDATA (def=0x0) // JDATA
  • 0x52028188ADC_JDR3// ADC injected data register

    • [0:31]JDATA (def=0x0) // JDATA
  • 0x5202818CADC_JDR4// ADC injected data register

    • [0:31]JDATA (def=0x0) // JDATA
  • 0x520281A0ADC_AWD2CR// ADC analog watchdog 2 configuration register

    • [0:19]AWD2CH (def=0x0) // AWD2CH
  • 0x520281A4ADC_AWD3CR// ADC analog watchdog 3 configuration register

    • [0:19]AWD3CH (def=0x0) // AWD3CH
  • 0x520281A8ADC_LTR1// ADC watchdog threshold register 1

    • [0:24]LTR1 (def=0x0) // LTR1
  • 0x520281ACADC_HTR1// ADC watchdog threshold register 1

    • [29:31]AWDFILT1 (def=0x0) // AWDFILT1
    • [0:24]HTR1 (def=0x1FFFFFF) // HTR1
  • 0x520281B0ADC_LTR2// ADC watchdog lower threshold register 2

    • [0:24]LTR2 (def=0x0) // LTR2
  • 0x520281B4ADC_HTR2// ADC watchdog higher threshold register 2

    • [0:24]HTR2 (def=0x1FFFFFF) // HTR2
  • 0x520281B8ADC_LTR3// ADC watchdog lower threshold register 3

    • [0:24]LTR3 (def=0x0) // LTR3
  • 0x520281BCADC_HTR3// ADC watchdog higher threshold register 3

    • [0:24]HTR3 (def=0x1FFFFFF) // HTR3
  • 0x520281C0ADC_DIFSEL// ADC differential mode selection register

    • [0:19]DIFSEL (def=0x0) // DIFSEL
  • 0x520281C4ADC_CALFACT// ADC user control register

    • [25]CAPTURE_COEF (def=0x0) // CAPTURE_COEF
    • [24]LATCH_COEF (def=0x0) // LATCH_COEF
    • [16]VALIDITY (def=0x0) // VALIDITY
    • [8:15]I_APB_DATA (def=0x0) // I_APB_DATA
    • [0:7]I_APB_ADDR (def=0x0) // I_APB_ADDR
  • 0x520281C8ADC_CALFACT2// ADC calibration factor register

    • [0:31]CALFACT (def=0x0) // CALFACT
• 0x42028300ADC12_Common// Analog-to-Digital Converter

  • 0x42028300ADC12_CSR// ADC common status register

    • [0]ADRDY_MST (def=0x0) // Master ADC ready This bit is a copy of the ADRDY bit in the corresponding ADC_ISR register.
    • [1]EOSMP_MST (def=0x0) // End of Sampling phase flag of the master ADC This bit is a copy of the EOSMP bit in the correspondi
    • [2]EOC_MST (def=0x0) // End of regular conversion of the master ADC This bit is a copy of the EOC bit in the corresponding
    • [3]EOS_MST (def=0x0) // End of regular sequence flag of the master ADC This bit is a copy of the EOS bit in the correspondi
    • [4]OVR_MST (def=0x0) // Overrun flag of the master ADC This bit is a copy of the OVR bit in the corresponding ADC_ISR regis
    • [5]JEOC_MST (def=0x0) // End of injected conversion flag of the master ADC This bit is a copy of the JEOC bit in the corresp
    • [6]JEOS_MST (def=0x0) // End of injected sequence flag of the master ADC This bit is a copy of the JEOS bit in the correspon
    • [7]AWD1_MST (def=0x0) // Analog watchdog 1 flag of the master ADC This bit is a copy of the AWD1 bit in the corresponding AD
    • [8]AWD2_MST (def=0x0) // Analog watchdog 2 flag of the master ADC This bit is a copy of the AWD2 bit in the corresponding AD
    • [9]AWD3_MST (def=0x0) // Analog watchdog 3 flag of the master ADC This bit is a copy of the AWD3 bit in the corresponding AD
    • [12]LDORDY_MST (def=0x0) // ADC voltage regulator ready flag of the master ADC This bit is a copy of the LDORDY bit of the corr
    • [16]ADRDY_SLV (def=0x0) // Slave ADC ready This bit is a copy of the ADRDY bit in the corresponding ADCx+1_ISR register.
    • [17]EOSMP_SLV (def=0x0) // End of Sampling phase flag of the slave ADC This bit is a copy of the EOSMP2 bit in the correspondi
    • [18]EOC_SLV (def=0x0) // End of regular conversion of the slave ADC This bit is a copy of the EOC bit in the corresponding A
    • [19]EOS_SLV (def=0x0) // End of regular sequence flag of the slave ADC This bit is a copy of the EOS bit in the correspondin
    • [20]OVR_SLV (def=0x0) // Overrun flag of the slave ADC This bit is a copy of the OVR bit in the corresponding ADCx+1_ISR reg
    • [21]JEOC_SLV (def=0x0) // End of injected conversion flag of the slave ADC This bit is a copy of the JEOC bit in the correspo
    • [22]JEOS_SLV (def=0x0) // End of injected sequence flag of the slave ADC This bit is a copy of the JEOS bit in the correspond
    • [23]AWD1_SLV (def=0x0) // Analog watchdog 1 flag of the slave ADC This bit is a copy of the AWD1 bit in the corresponding ADC
    • [24]AWD2_SLV (def=0x0) // Analog watchdog 2 flag of the slave ADC This bit is a copy of the AWD2 bit in the corresponding ADC
    • [25]AWD3_SLV (def=0x0) // Analog watchdog 3 flag of the slave ADC This bit is a copy of the AWD3 bit in the corresponding ADC
    • [28]LDORDY_SLV (def=0x0) // ADC voltage regulator ready flag of the slave ADC This bit is a copy of the LDORDY bit of the corre
  • 0x42028308ADC12_CCR// ADC_CCR system control register

    • [0:4]DUAL (def=0x0) // Dual ADC mode selection These bits are written by software to select the operating mode. All the AD
    • [8:11]DELAY (def=0x0) // Delay between the end of the master ADC sampling phase and the beginning of the slave ADC sampling
    • [14:15]DAMDF (def=0x0) // Dual ADC Mode Data Format This bit-field is set and cleared by software. It specifies the data form
    • [18:21]PRESC (def=0x0) // ADC prescaler These bits are set and cleared by software to select the frequency of the ADC clock.
    • [22]VREFEN (def=0x0) // VREFINT enable This bit is set and cleared by software to enable/disable the VREFINT buffer. Note:
    • [23]VSENSESEL (def=0x0) // Temperature sensor voltage selection This bit is set and cleared by software to control the tempera
    • [24]VBATEN (def=0x0) // VBAT enable This bit is set and cleared by software to control the VBAT channel. Note: The software
  • 0x4202830CADC12_CDR// ADC common regular data register for dual mode

    • [0:15]RDATA_MST (def=0x0) // Regular data of the master ADC. In dual mode, these bits contain the regular data of the master ADC
    • [16:31]RDATA_SLV (def=0x0) // Regular data of the slave ADC In dual mode, these bits contain the regular data of the slave ADC. R
  • 0x42028310ADC12_CDR2// ADC common regular data register for 32-bit dual mode

    • [0:31]RDATA_ALT (def=0x0) // Regular data of the master/slave alternated ADCs In dual mode, these bits alternatively contains th
• 0x52028300SEC_ADC12_Common//

  • 0x52028300ADC12_CSR// ADC common status register

    • [0]ADRDY_MST (def=0x0) // Master ADC ready This bit is a copy of the ADRDY bit in the corresponding ADC_ISR register.
    • [1]EOSMP_MST (def=0x0) // End of Sampling phase flag of the master ADC This bit is a copy of the EOSMP bit in the correspondi
    • [2]EOC_MST (def=0x0) // End of regular conversion of the master ADC This bit is a copy of the EOC bit in the corresponding
    • [3]EOS_MST (def=0x0) // End of regular sequence flag of the master ADC This bit is a copy of the EOS bit in the correspondi
    • [4]OVR_MST (def=0x0) // Overrun flag of the master ADC This bit is a copy of the OVR bit in the corresponding ADC_ISR regis
    • [5]JEOC_MST (def=0x0) // End of injected conversion flag of the master ADC This bit is a copy of the JEOC bit in the corresp
    • [6]JEOS_MST (def=0x0) // End of injected sequence flag of the master ADC This bit is a copy of the JEOS bit in the correspon
    • [7]AWD1_MST (def=0x0) // Analog watchdog 1 flag of the master ADC This bit is a copy of the AWD1 bit in the corresponding AD
    • [8]AWD2_MST (def=0x0) // Analog watchdog 2 flag of the master ADC This bit is a copy of the AWD2 bit in the corresponding AD
    • [9]AWD3_MST (def=0x0) // Analog watchdog 3 flag of the master ADC This bit is a copy of the AWD3 bit in the corresponding AD
    • [12]LDORDY_MST (def=0x0) // ADC voltage regulator ready flag of the master ADC This bit is a copy of the LDORDY bit of the corr
    • [16]ADRDY_SLV (def=0x0) // Slave ADC ready This bit is a copy of the ADRDY bit in the corresponding ADCx+1_ISR register.
    • [17]EOSMP_SLV (def=0x0) // End of Sampling phase flag of the slave ADC This bit is a copy of the EOSMP2 bit in the correspondi
    • [18]EOC_SLV (def=0x0) // End of regular conversion of the slave ADC This bit is a copy of the EOC bit in the corresponding A
    • [19]EOS_SLV (def=0x0) // End of regular sequence flag of the slave ADC This bit is a copy of the EOS bit in the correspondin
    • [20]OVR_SLV (def=0x0) // Overrun flag of the slave ADC This bit is a copy of the OVR bit in the corresponding ADCx+1_ISR reg
    • [21]JEOC_SLV (def=0x0) // End of injected conversion flag of the slave ADC This bit is a copy of the JEOC bit in the correspo
    • [22]JEOS_SLV (def=0x0) // End of injected sequence flag of the slave ADC This bit is a copy of the JEOS bit in the correspond
    • [23]AWD1_SLV (def=0x0) // Analog watchdog 1 flag of the slave ADC This bit is a copy of the AWD1 bit in the corresponding ADC
    • [24]AWD2_SLV (def=0x0) // Analog watchdog 2 flag of the slave ADC This bit is a copy of the AWD2 bit in the corresponding ADC
    • [25]AWD3_SLV (def=0x0) // Analog watchdog 3 flag of the slave ADC This bit is a copy of the AWD3 bit in the corresponding ADC
    • [28]LDORDY_SLV (def=0x0) // ADC voltage regulator ready flag of the slave ADC This bit is a copy of the LDORDY bit of the corre
  • 0x52028308ADC12_CCR// ADC_CCR system control register

    • [0:4]DUAL (def=0x0) // Dual ADC mode selection These bits are written by software to select the operating mode. All the AD
    • [8:11]DELAY (def=0x0) // Delay between the end of the master ADC sampling phase and the beginning of the slave ADC sampling
    • [14:15]DAMDF (def=0x0) // Dual ADC Mode Data Format This bit-field is set and cleared by software. It specifies the data form
    • [18:21]PRESC (def=0x0) // ADC prescaler These bits are set and cleared by software to select the frequency of the ADC clock.
    • [22]VREFEN (def=0x0) // VREFINT enable This bit is set and cleared by software to enable/disable the VREFINT buffer. Note:
    • [23]VSENSESEL (def=0x0) // Temperature sensor voltage selection This bit is set and cleared by software to control the tempera
    • [24]VBATEN (def=0x0) // VBAT enable This bit is set and cleared by software to control the VBAT channel. Note: The software
  • 0x5202830CADC12_CDR// ADC common regular data register for dual mode

    • [0:15]RDATA_MST (def=0x0) // Regular data of the master ADC. In dual mode, these bits contain the regular data of the master ADC
    • [16:31]RDATA_SLV (def=0x0) // Regular data of the slave ADC In dual mode, these bits contain the regular data of the slave ADC. R
  • 0x52028310ADC12_CDR2// ADC common regular data register for 32-bit dual mode

    • [0:31]RDATA_ALT (def=0x0) // Regular data of the master/slave alternated ADCs In dual mode, these bits alternatively contains th
• 0x46021000ADC4// ADC4

  • 0x46021000ADC_ISR// ADC interrupt and status register

    • [12]LDORDY (def=0x0) // LDORDY
    • [11]EOCAL (def=0x0) // EOCAL
    • [9]AWD3 (def=0x0) // AWD3
    • [8]AWD2 (def=0x0) // AWD2
    • [7]AWD1 (def=0x0) // AWD1
    • [4]OVR (def=0x0) // OVR
    • [3]EOS (def=0x0) // EOS
    • [2]EOC (def=0x0) // EOC
    • [1]EOSMP (def=0x0) // EOSMP
    • [0]ADRDY (def=0x0) // ADRDY
  • 0x46021004ADC_IER// ADC interrupt enable register

    • [12]LDORDYIE (def=0x0) // LDORDYIE
    • [11]EOCALIE (def=0x0) // EOCALIE
    • [9]AWD3IE (def=0x0) // AWD3IE
    • [8]AWD2IE (def=0x0) // AWD2IE
    • [7]AWD1IE (def=0x0) // AWD1IE
    • [4]OVRIE (def=0x0) // OVRIE
    • [3]EOSIE (def=0x0) // EOSIE
    • [2]EOCIE (def=0x0) // EOCIE
    • [1]EOSMPIE (def=0x0) // EOSMPIE
    • [0]ADRDYIE (def=0x0) // ADRDYIE
  • 0x46021008ADC_CR// ADC control register

    • [31]ADCAL (def=0x0) // ADCAL
    • [28]ADVREGEN (def=0x0) // ADVREGEN
    • [4]ADSTP (def=0x0) // ADSTP
    • [2]ADSTART (def=0x0) // ADSTART
    • [1]ADDIS (def=0x0) // ADDIS
    • [0]ADEN (def=0x0) // ADEN
  • 0x4602100CADC_CFGR1// ADC configuration register

    • [26:30]AWD1CH (def=0x0) // AWD1CH
    • [23]AWD1EN (def=0x0) // AWD1EN
    • [22]AWD1SGL (def=0x0) // AWD1SGL
    • [21]CHSELRMOD (def=0x0) // CHSELRMOD
    • [16]DISCEN (def=0x0) // DISCEN
    • [14]WAIT (def=0x0) // WAIT
    • [13]CONT (def=0x0) // CONT
    • [12]OVRMOD (def=0x0) // OVRMOD
    • [10:11]EXTEN (def=0x0) // EXTEN
    • [6:8]EXTSEL (def=0x0) // EXTSEL
    • [5]ALIGN (def=0x0) // ALIGN
    • [4]SCANDIR (def=0x0) // SCANDIR
    • [2:3]RES (def=0x0) // RES
    • [1]DMACFG (def=0x0) // DMACFG
    • [0]DMAEN (def=0x0) // DMAEN
  • 0x46021010ADC_CFGR2// ADC configuration register 2

    • [29]LFTRIG (def=0x0) // LFTRIG
    • [9]TOVS (def=0x0) // TOVS
    • [5:8]OVSS (def=0x0) // OVSS
    • [2:4]OVSR (def=0x0) // OVSR
    • [0]OVSE (def=0x0) // OVSE
  • 0x46021014ADC_SMPR// ADC sample time register

    • [31]SMPSEL23 (def=0x0) // SMPSEL23
    • [30]SMPSEL22 (def=0x0) // SMPSEL22
    • [29]SMPSEL21 (def=0x0) // SMPSEL21
    • [28]SMPSEL20 (def=0x0) // SMPSEL20
    • [27]SMPSEL19 (def=0x0) // SMPSEL19
    • [26]SMPSEL18 (def=0x0) // SMPSEL18
    • [25]SMPSEL17 (def=0x0) // SMPSEL17
    • [24]SMPSEL16 (def=0x0) // SMPSEL16
    • [23]SMPSEL15 (def=0x0) // SMPSEL15
    • [22]SMPSEL14 (def=0x0) // SMPSEL14
    • [21]SMPSEL13 (def=0x0) // SMPSEL13
    • [20]SMPSEL12 (def=0x0) // SMPSEL12
    • [19]SMPSEL11 (def=0x0) // SMPSEL11
    • [18]SMPSEL10 (def=0x0) // SMPSEL10
    • [17]SMPSEL9 (def=0x0) // SMPSEL9
    • [16]SMPSEL8 (def=0x0) // SMPSEL8
    • [15]SMPSEL7 (def=0x0) // SMPSEL7
    • [14]SMPSEL6 (def=0x0) // SMPSEL6
    • [13]SMPSEL5 (def=0x0) // SMPSEL5
    • [12]SMPSEL4 (def=0x0) // SMPSEL4
    • [11]SMPSEL3 (def=0x0) // SMPSEL3
    • [10]SMPSEL2 (def=0x0) // SMPSEL2
    • [9]SMPSEL1 (def=0x0) // SMPSEL1
    • [8]SMPSEL0 (def=0x0) // SMPSEL0
    • [4:6]SMP2 (def=0x0) // SMP2
    • [0:2]SMP1 (def=0x0) // SMP1
  • 0x46021020ADC_AWD1TR// ADC watchdog threshold register

    • [16:27]HT1 (def=0xFFF) // HT1
    • [0:11]LT1 (def=0x0) // LT1
  • 0x46021024ADC_AWD2TR// ADC watchdog threshold register

    • [16:27]HT2 (def=0xFFF) // HT2
    • [0:11]LT2 (def=0x0) // LT2
  • 0x46021028ADC_CHSELRMOD0// ADC channel selection register [alternate]

    • [0:23]CHSEL (def=0x0) // CHSEL
  • 0x46021028ADC_CHSELRMOD1// ADC channel selection register [alternate]

    • [28:31]SQ8 (def=0x0) // SQ8
    • [24:27]SQ7 (def=0x0) // SQ7
    • [20:23]SQ6 (def=0x0) // SQ6
    • [16:19]SQ5 (def=0x0) // SQ5
    • [12:15]SQ4 (def=0x0) // SQ4
    • [8:11]SQ3 (def=0x0) // SQ3
    • [4:7]SQ2 (def=0x0) // SQ2
    • [0:3]SQ1 (def=0x0) // SQ1
  • 0x4602102CADC_AWD3TR// ADC watchdog threshold register

    • [16:27]HT3 (def=0xFFF) // HT3
    • [0:11]LT3 (def=0x0) // LT3
  • 0x46021040ADC_DR// ADC data register

    • [0:15]DATA (def=0x0) // DATA
  • 0x46021044ADC_PWR// ADC data register

    • [3]VREFSECSMP (def=0x0) // VREFSECSMP
    • [2]VREFPROT (def=0x0) // VREFPROT
    • [1]DPD (def=0x0) // DPD
    • [0]AUTOFF (def=0x0) // AUTOFF
  • 0x460210A0ADC_AWD2CR// ADC Analog Watchdog 2 Configuration register

    • [23]AWD2CH23 (def=0x0) // AWD2CH23
    • [22]AWD2CH22 (def=0x0) // AWD2CH22
    • [21]AWD2CH21 (def=0x0) // AWD2CH21
    • [20]AWD2CH20 (def=0x0) // AWD2CH20
    • [19]AWD2CH19 (def=0x0) // AWD2CH19
    • [18]AWD2CH18 (def=0x0) // AWD2CH18
    • [17]AWD2CH17 (def=0x0) // AWD2CH17
    • [16]AWD2CH16 (def=0x0) // AWD2CH16
    • [15]AWD2CH15 (def=0x0) // AWD2CH15
    • [14]AWD2CH14 (def=0x0) // AWD2CH14
    • [13]AWD2CH13 (def=0x0) // AWD2CH13
    • [12]AWD2CH12 (def=0x0) // AWD2CH12
    • [11]AWD2CH11 (def=0x0) // AWD2CH11
    • [10]AWD2CH10 (def=0x0) // AWD2CH10
    • [9]AWD2CH9 (def=0x0) // AWD2CH9
    • [8]AWD2CH8 (def=0x0) // AWD2CH8
    • [7]AWD2CH7 (def=0x0) // AWD2CH7
    • [6]AWD2CH6 (def=0x0) // AWD2CH6
    • [5]AWD2CH5 (def=0x0) // AWD2CH5
    • [4]AWD2CH4 (def=0x0) // AWD2CH4
    • [3]AWD2CH3 (def=0x0) // AWD2CH3
    • [2]AWD2CH2 (def=0x0) // AWD2CH2
    • [1]AWD2CH1 (def=0x0) // AWD2CH1
    • [0]AWD2CH0 (def=0x0) // AWD2CH0
  • 0x460210A4ADC_AWD3CR// ADC Analog Watchdog 3 Configuration register

    • [23]AWD3CH23 (def=0x0) // AWD3CH23
    • [22]AWD3CH22 (def=0x0) // AWD3CH22
    • [21]AWD3CH21 (def=0x0) // AWD3CH21
    • [20]AWD3CH20 (def=0x0) // AWD3CH20
    • [19]AWD3CH19 (def=0x0) // AWD3CH19
    • [18]AWD3CH18 (def=0x0) // AWD3CH18
    • [17]AWD3CH17 (def=0x0) // AWD3CH17
    • [16]AWD3CH16 (def=0x0) // AWD3CH16
    • [15]AWD3CH15 (def=0x0) // AWD3CH15
    • [14]AWD3CH14 (def=0x0) // AWD3CH14
    • [13]AWD3CH13 (def=0x0) // AWD3CH13
    • [12]AWD3CH12 (def=0x0) // AWD3CH12
    • [11]AWD3CH11 (def=0x0) // AWD3CH11
    • [10]AWD3CH10 (def=0x0) // AWD3CH10
    • [9]AWD3CH9 (def=0x0) // AWD3CH9
    • [8]AWD3CH8 (def=0x0) // AWD3CH8
    • [7]AWD3CH7 (def=0x0) // AWD3CH7
    • [6]AWD3CH6 (def=0x0) // AWD3CH6
    • [5]AWD3CH5 (def=0x0) // AWD3CH5
    • [4]AWD3CH4 (def=0x0) // AWD3CH4
    • [3]AWD3CH3 (def=0x0) // AWD3CH3
    • [2]AWD3CH2 (def=0x0) // AWD3CH2
    • [1]AWD3CH1 (def=0x0) // AWD3CH1
    • [0]AWD3CH0 (def=0x0) // AWD3CH0
  • 0x460210B4ADC_CALFACT// ADC Calibration factor

    • [0:6]CALFACT (def=0x0) // CALFACT
  • 0x460210D0ADC_OR// ADC option register

    • [0]CHN21SEL (def=0x0) // CHN21SEL
  • 0x46021308ADC_CCR// ADC common configuration register

    • [24]VBATEN (def=0x0) // VBATEN
    • [23]TSEN (def=0x0) // TSEN
    • [22]VREFEN (def=0x0) // VREFEN
    • [18:21]PRESC (def=0x0) // PRESC
  interrupts:
  • [113] ADC4 // ADC4 (12 bits) global interrupt
• 0x56021000SEC_ADC4//

  • 0x56021000ADC_ISR// ADC interrupt and status register

    • [12]LDORDY (def=0x0) // LDORDY
    • [11]EOCAL (def=0x0) // EOCAL
    • [9]AWD3 (def=0x0) // AWD3
    • [8]AWD2 (def=0x0) // AWD2
    • [7]AWD1 (def=0x0) // AWD1
    • [4]OVR (def=0x0) // OVR
    • [3]EOS (def=0x0) // EOS
    • [2]EOC (def=0x0) // EOC
    • [1]EOSMP (def=0x0) // EOSMP
    • [0]ADRDY (def=0x0) // ADRDY
  • 0x56021004ADC_IER// ADC interrupt enable register

    • [12]LDORDYIE (def=0x0) // LDORDYIE
    • [11]EOCALIE (def=0x0) // EOCALIE
    • [9]AWD3IE (def=0x0) // AWD3IE
    • [8]AWD2IE (def=0x0) // AWD2IE
    • [7]AWD1IE (def=0x0) // AWD1IE
    • [4]OVRIE (def=0x0) // OVRIE
    • [3]EOSIE (def=0x0) // EOSIE
    • [2]EOCIE (def=0x0) // EOCIE
    • [1]EOSMPIE (def=0x0) // EOSMPIE
    • [0]ADRDYIE (def=0x0) // ADRDYIE
  • 0x56021008ADC_CR// ADC control register

    • [31]ADCAL (def=0x0) // ADCAL
    • [28]ADVREGEN (def=0x0) // ADVREGEN
    • [4]ADSTP (def=0x0) // ADSTP
    • [2]ADSTART (def=0x0) // ADSTART
    • [1]ADDIS (def=0x0) // ADDIS
    • [0]ADEN (def=0x0) // ADEN
  • 0x5602100CADC_CFGR1// ADC configuration register

    • [26:30]AWD1CH (def=0x0) // AWD1CH
    • [23]AWD1EN (def=0x0) // AWD1EN
    • [22]AWD1SGL (def=0x0) // AWD1SGL
    • [21]CHSELRMOD (def=0x0) // CHSELRMOD
    • [16]DISCEN (def=0x0) // DISCEN
    • [14]WAIT (def=0x0) // WAIT
    • [13]CONT (def=0x0) // CONT
    • [12]OVRMOD (def=0x0) // OVRMOD
    • [10:11]EXTEN (def=0x0) // EXTEN
    • [6:8]EXTSEL (def=0x0) // EXTSEL
    • [5]ALIGN (def=0x0) // ALIGN
    • [4]SCANDIR (def=0x0) // SCANDIR
    • [2:3]RES (def=0x0) // RES
    • [1]DMACFG (def=0x0) // DMACFG
    • [0]DMAEN (def=0x0) // DMAEN
  • 0x56021010ADC_CFGR2// ADC configuration register 2

    • [29]LFTRIG (def=0x0) // LFTRIG
    • [9]TOVS (def=0x0) // TOVS
    • [5:8]OVSS (def=0x0) // OVSS
    • [2:4]OVSR (def=0x0) // OVSR
    • [0]OVSE (def=0x0) // OVSE
  • 0x56021014ADC_SMPR// ADC sample time register

    • [31]SMPSEL23 (def=0x0) // SMPSEL23
    • [30]SMPSEL22 (def=0x0) // SMPSEL22
    • [29]SMPSEL21 (def=0x0) // SMPSEL21
    • [28]SMPSEL20 (def=0x0) // SMPSEL20
    • [27]SMPSEL19 (def=0x0) // SMPSEL19
    • [26]SMPSEL18 (def=0x0) // SMPSEL18
    • [25]SMPSEL17 (def=0x0) // SMPSEL17
    • [24]SMPSEL16 (def=0x0) // SMPSEL16
    • [23]SMPSEL15 (def=0x0) // SMPSEL15
    • [22]SMPSEL14 (def=0x0) // SMPSEL14
    • [21]SMPSEL13 (def=0x0) // SMPSEL13
    • [20]SMPSEL12 (def=0x0) // SMPSEL12
    • [19]SMPSEL11 (def=0x0) // SMPSEL11
    • [18]SMPSEL10 (def=0x0) // SMPSEL10
    • [17]SMPSEL9 (def=0x0) // SMPSEL9
    • [16]SMPSEL8 (def=0x0) // SMPSEL8
    • [15]SMPSEL7 (def=0x0) // SMPSEL7
    • [14]SMPSEL6 (def=0x0) // SMPSEL6
    • [13]SMPSEL5 (def=0x0) // SMPSEL5
    • [12]SMPSEL4 (def=0x0) // SMPSEL4
    • [11]SMPSEL3 (def=0x0) // SMPSEL3
    • [10]SMPSEL2 (def=0x0) // SMPSEL2
    • [9]SMPSEL1 (def=0x0) // SMPSEL1
    • [8]SMPSEL0 (def=0x0) // SMPSEL0
    • [4:6]SMP2 (def=0x0) // SMP2
    • [0:2]SMP1 (def=0x0) // SMP1
  • 0x56021020ADC_AWD1TR// ADC watchdog threshold register

    • [16:27]HT1 (def=0xFFF) // HT1
    • [0:11]LT1 (def=0x0) // LT1
  • 0x56021024ADC_AWD2TR// ADC watchdog threshold register

    • [16:27]HT2 (def=0xFFF) // HT2
    • [0:11]LT2 (def=0x0) // LT2
  • 0x56021028ADC_CHSELRMOD0// ADC channel selection register [alternate]

    • [0:23]CHSEL (def=0x0) // CHSEL
  • 0x56021028ADC_CHSELRMOD1// ADC channel selection register [alternate]

    • [28:31]SQ8 (def=0x0) // SQ8
    • [24:27]SQ7 (def=0x0) // SQ7
    • [20:23]SQ6 (def=0x0) // SQ6
    • [16:19]SQ5 (def=0x0) // SQ5
    • [12:15]SQ4 (def=0x0) // SQ4
    • [8:11]SQ3 (def=0x0) // SQ3
    • [4:7]SQ2 (def=0x0) // SQ2
    • [0:3]SQ1 (def=0x0) // SQ1
  • 0x5602102CADC_AWD3TR// ADC watchdog threshold register

    • [16:27]HT3 (def=0xFFF) // HT3
    • [0:11]LT3 (def=0x0) // LT3
  • 0x56021040ADC_DR// ADC data register

    • [0:15]DATA (def=0x0) // DATA
  • 0x56021044ADC_PWR// ADC data register

    • [3]VREFSECSMP (def=0x0) // VREFSECSMP
    • [2]VREFPROT (def=0x0) // VREFPROT
    • [1]DPD (def=0x0) // DPD
    • [0]AUTOFF (def=0x0) // AUTOFF
  • 0x560210A0ADC_AWD2CR// ADC Analog Watchdog 2 Configuration register

    • [23]AWD2CH23 (def=0x0) // AWD2CH23
    • [22]AWD2CH22 (def=0x0) // AWD2CH22
    • [21]AWD2CH21 (def=0x0) // AWD2CH21
    • [20]AWD2CH20 (def=0x0) // AWD2CH20
    • [19]AWD2CH19 (def=0x0) // AWD2CH19
    • [18]AWD2CH18 (def=0x0) // AWD2CH18
    • [17]AWD2CH17 (def=0x0) // AWD2CH17
    • [16]AWD2CH16 (def=0x0) // AWD2CH16
    • [15]AWD2CH15 (def=0x0) // AWD2CH15
    • [14]AWD2CH14 (def=0x0) // AWD2CH14
    • [13]AWD2CH13 (def=0x0) // AWD2CH13
    • [12]AWD2CH12 (def=0x0) // AWD2CH12
    • [11]AWD2CH11 (def=0x0) // AWD2CH11
    • [10]AWD2CH10 (def=0x0) // AWD2CH10
    • [9]AWD2CH9 (def=0x0) // AWD2CH9
    • [8]AWD2CH8 (def=0x0) // AWD2CH8
    • [7]AWD2CH7 (def=0x0) // AWD2CH7
    • [6]AWD2CH6 (def=0x0) // AWD2CH6
    • [5]AWD2CH5 (def=0x0) // AWD2CH5
    • [4]AWD2CH4 (def=0x0) // AWD2CH4
    • [3]AWD2CH3 (def=0x0) // AWD2CH3
    • [2]AWD2CH2 (def=0x0) // AWD2CH2
    • [1]AWD2CH1 (def=0x0) // AWD2CH1
    • [0]AWD2CH0 (def=0x0) // AWD2CH0
  • 0x560210A4ADC_AWD3CR// ADC Analog Watchdog 3 Configuration register

    • [23]AWD3CH23 (def=0x0) // AWD3CH23
    • [22]AWD3CH22 (def=0x0) // AWD3CH22
    • [21]AWD3CH21 (def=0x0) // AWD3CH21
    • [20]AWD3CH20 (def=0x0) // AWD3CH20
    • [19]AWD3CH19 (def=0x0) // AWD3CH19
    • [18]AWD3CH18 (def=0x0) // AWD3CH18
    • [17]AWD3CH17 (def=0x0) // AWD3CH17
    • [16]AWD3CH16 (def=0x0) // AWD3CH16
    • [15]AWD3CH15 (def=0x0) // AWD3CH15
    • [14]AWD3CH14 (def=0x0) // AWD3CH14
    • [13]AWD3CH13 (def=0x0) // AWD3CH13
    • [12]AWD3CH12 (def=0x0) // AWD3CH12
    • [11]AWD3CH11 (def=0x0) // AWD3CH11
    • [10]AWD3CH10 (def=0x0) // AWD3CH10
    • [9]AWD3CH9 (def=0x0) // AWD3CH9
    • [8]AWD3CH8 (def=0x0) // AWD3CH8
    • [7]AWD3CH7 (def=0x0) // AWD3CH7
    • [6]AWD3CH6 (def=0x0) // AWD3CH6
    • [5]AWD3CH5 (def=0x0) // AWD3CH5
    • [4]AWD3CH4 (def=0x0) // AWD3CH4
    • [3]AWD3CH3 (def=0x0) // AWD3CH3
    • [2]AWD3CH2 (def=0x0) // AWD3CH2
    • [1]AWD3CH1 (def=0x0) // AWD3CH1
    • [0]AWD3CH0 (def=0x0) // AWD3CH0
  • 0x560210B4ADC_CALFACT// ADC Calibration factor

    • [0:6]CALFACT (def=0x0) // CALFACT
  • 0x560210D0ADC_OR// ADC option register

    • [0]CHN21SEL (def=0x0) // CHN21SEL
  • 0x56021308ADC_CCR// ADC common configuration register

    • [24]VBATEN (def=0x0) // VBATEN
    • [23]TSEN (def=0x0) // TSEN
    • [22]VREFEN (def=0x0) // VREFEN
    • [18:21]PRESC (def=0x0) // PRESC
• 0x46024000ADF1// ADF1

  • 0x46024000ADF_GCR// ADF Global Control Register

    • [0]TRGO (def=0x0) // Trigger output control Set by software and reset by
  • 0x46024004ADF_CKGCR// ADF clock generator control register

    • [31]CKGACTIVE (def=0x0) // Clock generator active flag
    • [24:30]PROCDIV (def=0x0) // Divider to control the serial interface clock
    • [16:19]CCKDIV (def=0x0) // Divider to control the ADF_CCK clock
    • [12:15]TRGSRC (def=0x0) // Digital filter trigger signal selection
    • [8]TRGSENS (def=0x0) // CKGEN trigger sensitivity selection
    • [6]CCK1DIR (def=0x0) // ADF_CCK1 direction
    • [5]CCK0DIR (def=0x0) // ADF_CCK0 direction
    • [4]CKGMOD (def=0x0) // Clock generator mode
    • [2]CCK1EN (def=0x0) // ADF_CCK1 clock enable
    • [1]CCK0EN (def=0x0) // ADF_CCK0 clock enable
    • [0]CKGDEN (def=0x0) // CKGEN dividers enable
  • 0x46024080ADF_SITF0CR// ADF serial interface control register 0

    • [31]SITFACTIVE (def=0x0) // SITFACTIVE
    • [8:12]STH (def=0x1F) // STH
    • [4:5]SITFMOD (def=0x0) // SITFMOD
    • [1:2]SCKSRC (def=0x0) // SCKSRC
    • [0]SITFEN (def=0x0) // SITFEN
  • 0x46024084ADF_BSMX0CR// ADF bitstream matrix control register 0

    • [31]BSMXACTIVE (def=0x0) // BSMX active flag
    • [0:4]BSSEL (def=0x0) // Bitstream selection
  • 0x46024088ADF_DFLT0CR// ADF digital filter control register 0

    • [31]DFLTACTIVE (def=0x0) // DFLT0 active flag
    • [30]DFLTRUN (def=0x0) // DFLT0 run status flag
    • [20:27]NBDIS (def=0x0) // Number of samples to be discarded
    • [12:15]TRGSRC (def=0x0) // DFLT0 trigger signal selection
    • [4:6]ACQMOD (def=0x0) // DFLT0 trigger mode
    • [2]FTH (def=0x0) // RXFIFO threshold selection
    • [1]DMAEN (def=0x0) // DMA requests enable
    • [0]DFLTEN (def=0x0) // DFLT0 enable
  • 0x4602408CADF_DFLT0CICR// ADF digital filer configuration register 0

    • [20:25]SCALE (def=0x0) // Scaling factor selection
    • [8:16]MCICD (def=0x0) // CIC decimation ratio selection
    • [4:6]CICMOD (def=0x0) // Select the CIC order
    • [0:1]DATSRC (def=0x0) // Source data for the digital filter
  • 0x46024090ADF_DFLT0RSFR// ADF reshape filter configuration register 0

    • [8:9]HPFC (def=0x0) // High-pass filter cut-off frequency
    • [7]HPFBYP (def=0x0) // High-pass filter bypass
    • [4]RSFLTD (def=0x0) // Reshaper filter decimation ratio
    • [0]RSFLTBYP (def=0x0) // Reshaper filter bypass
  • 0x460240A4ADF_DLY0CR// ADF delay control register 0

    • [31]SKPBF (def=0x0) // Skip busy flag
    • [0:6]SKPDLY (def=0x0) // Delay to apply to a bitstream
  • 0x460240ACADF_DFLT0IER// ADF DFLT0 interrupt enable register

    • [13]SDLVLIE (def=0x0) // SAD sound-level value ready enable
    • [12]SDDETIE (def=0x0) // Sound activity detection interrupt enable
    • [11]RFOVRIE (def=0x0) // Reshape filter overrun interrupt enable
    • [10]CKABIE (def=0x0) // Clock absence detection interrupt enable
    • [9]SATIE (def=0x0) // Saturation detection interrupt enable
    • [1]DOVRIE (def=0x0) // Data overflow interrupt enable
    • [0]FTHIE (def=0x0) // RXFIFO threshold interrupt enable
  • 0x460240B0ADF_DFLT0ISR// ADF DFLT0 interrupt status register 0

    • [13]SDLVLF (def=0x0) // Sound level value ready flag
    • [12]SDDETF (def=0x0) // Sound activity detection flag
    • [11]RFOVRF (def=0x0) // Reshape filter overrun detection flag
    • [10]CKABF (def=0x0) // Clock absence detection flag
    • [9]SATF (def=0x0) // Saturation detection flag
    • [3]RXNEF (def=0x0) // RXFIFO not empty flag
    • [1]DOVRF (def=0x0) // Data overflow flag
    • [0]FTHF (def=0x0) // RXFIFO threshold flag
  • 0x460240B8ADF_SADCR// ADF SAD control register

    • [31]SADACTIVE (def=0x0) // SAD Active flag
    • [12:13]SADMOD (def=0x0) // SAD working mode
    • [8:10]FRSIZE (def=0x0) // Frame size
    • [7]HYSTEN (def=0x0) // Hysteresis enable
    • [4:5]SADST (def=0x0) // SAD state
    • [3]DETCFG (def=0x0) // Sound trigger event configuration
    • [1:2]DATCAP (def=0x0) // Data capture mode
    • [0]SADEN (def=0x0) // Sound activity detector enable
  • 0x460240BCADF_SADCFGR// ADF SAD configuration register

    • [16:28]ANMIN (def=0x0) // ANMIN
    • [12:14]HGOVR (def=0x0) // Hangover time window
    • [8:10]LFRNB (def=0x0) // LFRNB
    • [4:6]ANSLP (def=0x0) // ANSLP
    • [0:3]SNTHR (def=0x0) // SNTHR
  • 0x460240C0ADF_SADSDLVR// ADF SAD sound level register

    • [0:14]SDLVL (def=0x0) // SDLVL
  • 0x460240C4ADF_SADANLVR// ADF SAD ambient noise level register

    • [0:14]ANLVL (def=0x0) // ANLVL
  • 0x460240F0ADF_DFLT0DR// ADF digital filter data register 0

    • [8:31]DR (def=0x0) // DR
  interrupts:
  • [112] ADF1_FLT0 // ADF1 filter 0 global interrupt
• 0x56024000SEC_ADF1//

  • 0x56024000ADF_GCR// ADF Global Control Register

    • [0]TRGO (def=0x0) // Trigger output control Set by software and reset by
  • 0x56024004ADF_CKGCR// ADF clock generator control register

    • [31]CKGACTIVE (def=0x0) // Clock generator active flag
    • [24:30]PROCDIV (def=0x0) // Divider to control the serial interface clock
    • [16:19]CCKDIV (def=0x0) // Divider to control the ADF_CCK clock
    • [12:15]TRGSRC (def=0x0) // Digital filter trigger signal selection
    • [8]TRGSENS (def=0x0) // CKGEN trigger sensitivity selection
    • [6]CCK1DIR (def=0x0) // ADF_CCK1 direction
    • [5]CCK0DIR (def=0x0) // ADF_CCK0 direction
    • [4]CKGMOD (def=0x0) // Clock generator mode
    • [2]CCK1EN (def=0x0) // ADF_CCK1 clock enable
    • [1]CCK0EN (def=0x0) // ADF_CCK0 clock enable
    • [0]CKGDEN (def=0x0) // CKGEN dividers enable
  • 0x56024080ADF_SITF0CR// ADF serial interface control register 0

    • [31]SITFACTIVE (def=0x0) // SITFACTIVE
    • [8:12]STH (def=0x1F) // STH
    • [4:5]SITFMOD (def=0x0) // SITFMOD
    • [1:2]SCKSRC (def=0x0) // SCKSRC
    • [0]SITFEN (def=0x0) // SITFEN
  • 0x56024084ADF_BSMX0CR// ADF bitstream matrix control register 0

    • [31]BSMXACTIVE (def=0x0) // BSMX active flag
    • [0:4]BSSEL (def=0x0) // Bitstream selection
  • 0x56024088ADF_DFLT0CR// ADF digital filter control register 0

    • [31]DFLTACTIVE (def=0x0) // DFLT0 active flag
    • [30]DFLTRUN (def=0x0) // DFLT0 run status flag
    • [20:27]NBDIS (def=0x0) // Number of samples to be discarded
    • [12:15]TRGSRC (def=0x0) // DFLT0 trigger signal selection
    • [4:6]ACQMOD (def=0x0) // DFLT0 trigger mode
    • [2]FTH (def=0x0) // RXFIFO threshold selection
    • [1]DMAEN (def=0x0) // DMA requests enable
    • [0]DFLTEN (def=0x0) // DFLT0 enable
  • 0x5602408CADF_DFLT0CICR// ADF digital filer configuration register 0

    • [20:25]SCALE (def=0x0) // Scaling factor selection
    • [8:16]MCICD (def=0x0) // CIC decimation ratio selection
    • [4:6]CICMOD (def=0x0) // Select the CIC order
    • [0:1]DATSRC (def=0x0) // Source data for the digital filter
  • 0x56024090ADF_DFLT0RSFR// ADF reshape filter configuration register 0

    • [8:9]HPFC (def=0x0) // High-pass filter cut-off frequency
    • [7]HPFBYP (def=0x0) // High-pass filter bypass
    • [4]RSFLTD (def=0x0) // Reshaper filter decimation ratio
    • [0]RSFLTBYP (def=0x0) // Reshaper filter bypass
  • 0x560240A4ADF_DLY0CR// ADF delay control register 0

    • [31]SKPBF (def=0x0) // Skip busy flag
    • [0:6]SKPDLY (def=0x0) // Delay to apply to a bitstream
  • 0x560240ACADF_DFLT0IER// ADF DFLT0 interrupt enable register

    • [13]SDLVLIE (def=0x0) // SAD sound-level value ready enable
    • [12]SDDETIE (def=0x0) // Sound activity detection interrupt enable
    • [11]RFOVRIE (def=0x0) // Reshape filter overrun interrupt enable
    • [10]CKABIE (def=0x0) // Clock absence detection interrupt enable
    • [9]SATIE (def=0x0) // Saturation detection interrupt enable
    • [1]DOVRIE (def=0x0) // Data overflow interrupt enable
    • [0]FTHIE (def=0x0) // RXFIFO threshold interrupt enable
  • 0x560240B0ADF_DFLT0ISR// ADF DFLT0 interrupt status register 0

    • [13]SDLVLF (def=0x0) // Sound level value ready flag
    • [12]SDDETF (def=0x0) // Sound activity detection flag
    • [11]RFOVRF (def=0x0) // Reshape filter overrun detection flag
    • [10]CKABF (def=0x0) // Clock absence detection flag
    • [9]SATF (def=0x0) // Saturation detection flag
    • [3]RXNEF (def=0x0) // RXFIFO not empty flag
    • [1]DOVRF (def=0x0) // Data overflow flag
    • [0]FTHF (def=0x0) // RXFIFO threshold flag
  • 0x560240B8ADF_SADCR// ADF SAD control register

    • [31]SADACTIVE (def=0x0) // SAD Active flag
    • [12:13]SADMOD (def=0x0) // SAD working mode
    • [8:10]FRSIZE (def=0x0) // Frame size
    • [7]HYSTEN (def=0x0) // Hysteresis enable
    • [4:5]SADST (def=0x0) // SAD state
    • [3]DETCFG (def=0x0) // Sound trigger event configuration
    • [1:2]DATCAP (def=0x0) // Data capture mode
    • [0]SADEN (def=0x0) // Sound activity detector enable
  • 0x560240BCADF_SADCFGR// ADF SAD configuration register

    • [16:28]ANMIN (def=0x0) // ANMIN
    • [12:14]HGOVR (def=0x0) // Hangover time window
    • [8:10]LFRNB (def=0x0) // LFRNB
    • [4:6]ANSLP (def=0x0) // ANSLP
    • [0:3]SNTHR (def=0x0) // SNTHR
  • 0x560240C0ADF_SADSDLVR// ADF SAD sound level register

    • [0:14]SDLVL (def=0x0) // SDLVL
  • 0x560240C4ADF_SADANLVR// ADF SAD ambient noise level register

    • [0:14]ANLVL (def=0x0) // ANLVL
  • 0x560240F0ADF_DFLT0DR// ADF digital filter data register 0

    • [8:31]DR (def=0x0) // DR
• 0x46005400COMP// Comparator

  • 0x46005400COMP1_CSR// Comparator 1 control and status register

    • [0]COMP1_EN (def=0x0) // Comparator 1 enable bit
    • [4:7]COMP1_INMSEL (def=0x0) // Comparator 1 Input Minus connection configuration bit
    • [8:9]COMP1_INPSEL (def=0x0) // Comparator1 input plus selection bit
    • [11]COMP1_WINMODE (def=0x0) // COMP1_WINMODE
    • [14]COMP1_WINOUT (def=0x0) // COMP1_WINOUT
    • [15]COMP1_POLARITY (def=0x0) // Comparator 1 polarity selection bit
    • [16:17]COMP1_HYST (def=0x0) // Comparator 1 hysteresis selection bits
    • [18:19]COMP1_PWRMODE (def=0x0) // COMP1_PWRMODE
    • [20:24]COMP1_BLANKSEL (def=0x0) // COMP1_BLANKSEL
    • [30]COMP1_VALUE (def=0x0) // Comparator 1 output status bit
    • [31]COMP1_LOCK (def=0x0) // COMP1_CSR register lock bit
  • 0x46005404COMP2_CSR// Comparator 2 control and status register

    • [0]COM2_EN (def=0x0) // Comparator 2 enable bit
    • [4:7]COM2_INMSEL (def=0x0) // Comparator 2 Input Minus connection configuration bit
    • [8:9]COM2_INPSEL (def=0x0) // Comparator 2 input plus selection bit
    • [11]COM2_WINMODE (def=0x0) // COM2_WINMODE
    • [14]COM2_WINOUT (def=0x0) // COM2_WINOUT
    • [15]COM2_POLARITY (def=0x0) // Comparator 2 polarity selection bit
    • [16:17]COM2_HYST (def=0x0) // Comparator 2 hysteresis selection bits
    • [18:19]COM2_PWRMODE (def=0x0) // COM2_PWRMODE
    • [20:24]COM2_BLANKSEL (def=0x0) // COM2_BLANKSEL
    • [30]COM2_VALUE (def=0x0) // Comparator 2 output status bit
    • [31]COM2_LOCK (def=0x0) // COMP2_CSR register lock bit
  interrupts:
  • [58] COMP // COMP1 and COMP2 interrupts
• 0x56005400SEC_COMP//

  • 0x56005400COMP1_CSR// Comparator 1 control and status register

    • [0]COMP1_EN (def=0x0) // Comparator 1 enable bit
    • [4:7]COMP1_INMSEL (def=0x0) // Comparator 1 Input Minus connection configuration bit
    • [8:9]COMP1_INPSEL (def=0x0) // Comparator1 input plus selection bit
    • [11]COMP1_WINMODE (def=0x0) // COMP1_WINMODE
    • [14]COMP1_WINOUT (def=0x0) // COMP1_WINOUT
    • [15]COMP1_POLARITY (def=0x0) // Comparator 1 polarity selection bit
    • [16:17]COMP1_HYST (def=0x0) // Comparator 1 hysteresis selection bits
    • [18:19]COMP1_PWRMODE (def=0x0) // COMP1_PWRMODE
    • [20:24]COMP1_BLANKSEL (def=0x0) // COMP1_BLANKSEL
    • [30]COMP1_VALUE (def=0x0) // Comparator 1 output status bit
    • [31]COMP1_LOCK (def=0x0) // COMP1_CSR register lock bit
  • 0x56005404COMP2_CSR// Comparator 2 control and status register

    • [0]COM2_EN (def=0x0) // Comparator 2 enable bit
    • [4:7]COM2_INMSEL (def=0x0) // Comparator 2 Input Minus connection configuration bit
    • [8:9]COM2_INPSEL (def=0x0) // Comparator 2 input plus selection bit
    • [11]COM2_WINMODE (def=0x0) // COM2_WINMODE
    • [14]COM2_WINOUT (def=0x0) // COM2_WINOUT
    • [15]COM2_POLARITY (def=0x0) // Comparator 2 polarity selection bit
    • [16:17]COM2_HYST (def=0x0) // Comparator 2 hysteresis selection bits
    • [18:19]COM2_PWRMODE (def=0x0) // COM2_PWRMODE
    • [20:24]COM2_BLANKSEL (def=0x0) // COM2_BLANKSEL
    • [30]COM2_VALUE (def=0x0) // Comparator 2 output status bit
    • [31]COM2_LOCK (def=0x0) // COMP2_CSR register lock bit
• 0x40021000CORDIC// CORDIC Co-processor

  • 0x40021000CSR// CORDIC Control Status register

    • [0:3]FUNC (def=0x0) // Function
    • [4:7]PRECISION (def=0x5) // Precision required (number of iterations)
    • [8:10]SCALE (def=0x0) // Scaling factor
    • [16]IEN (def=0x0) // Enable interrupt
    • [17]DMAREN (def=0x0) // Enable DMA read channel
    • [18]DMAWEN (def=0x0) // Enable DMA write channel
    • [19]NRES (def=0x0) // Number of results in the CORDIC_RDATA register
    • [20]NARGS (def=0x0) // Number of arguments expected by the CORDIC_WDATA register
    • [21]RESSIZE (def=0x0) // Width of output data
    • [22]ARGSIZE (def=0x0) // Width of input data
    • [31]RRDY (def=0x0) // Result ready flag
  • 0x40021004WDATA// FMAC Write Data register

    • [0:31]ARG (def=0x0) // Function input arguments
  • 0x40021008RDATA// FMAC Read Data register

    • [0:31]RES (def=0x0) // Function result
  interrupts:
  • [123] CORDIC // CORDIC interrupt
• 0x50021000SEC_CORDIC//

  • 0x50021000CSR// CORDIC Control Status register

    • [0:3]FUNC (def=0x0) // Function
    • [4:7]PRECISION (def=0x5) // Precision required (number of iterations)
    • [8:10]SCALE (def=0x0) // Scaling factor
    • [16]IEN (def=0x0) // Enable interrupt
    • [17]DMAREN (def=0x0) // Enable DMA read channel
    • [18]DMAWEN (def=0x0) // Enable DMA write channel
    • [19]NRES (def=0x0) // Number of results in the CORDIC_RDATA register
    • [20]NARGS (def=0x0) // Number of arguments expected by the CORDIC_WDATA register
    • [21]RESSIZE (def=0x0) // Width of output data
    • [22]ARGSIZE (def=0x0) // Width of input data
    • [31]RRDY (def=0x0) // Result ready flag
  • 0x50021004WDATA// FMAC Write Data register

    • [0:31]ARG (def=0x0) // Function input arguments
  • 0x50021008RDATA// FMAC Read Data register

    • [0:31]RES (def=0x0) // Function result
• 0x40023000CRC// Cyclic redundancy check calculation unit

  • 0x40023000DR// Data register

    • [0:31]DR (def=0xFFFFFFFF) // Data register bits
  • 0x40023004IDR// Independent data register

    • [0:31]IDR (def=0x0) // General-purpose 8-bit data register bits
  • 0x40023008CR// Control register

    • [7]REV_OUT (def=0x0) // Reverse output data
    • [5:6]REV_IN (def=0x0) // Reverse input data
    • [3:4]POLYSIZE (def=0x0) // Polynomial size
    • [0]RESET (def=0x0) // RESET bit
  • 0x40023010INIT// Initial CRC value

    • [0:31]CRC_INIT (def=0xFFFFFFFF) // Programmable initial CRC value
  • 0x40023014POL// polynomial

    • [0:31]POL (def=0x4C11DB7) // Programmable polynomial
• 0x50023000SEC_CRC//

  • 0x50023000DR// Data register

    • [0:31]DR (def=0xFFFFFFFF) // Data register bits
  • 0x50023004IDR// Independent data register

    • [0:31]IDR (def=0x0) // General-purpose 8-bit data register bits
  • 0x50023008CR// Control register

    • [7]REV_OUT (def=0x0) // Reverse output data
    • [5:6]REV_IN (def=0x0) // Reverse input data
    • [3:4]POLYSIZE (def=0x0) // Polynomial size
    • [0]RESET (def=0x0) // RESET bit
  • 0x50023010INIT// Initial CRC value

    • [0:31]CRC_INIT (def=0xFFFFFFFF) // Programmable initial CRC value
  • 0x50023014POL// polynomial

    • [0:31]POL (def=0x4C11DB7) // Programmable polynomial
• 0x40006000CRS// Clock recovery system

  • 0x40006000CR// control register

    • [8:14]TRIM (def=0x40) // HSI48 oscillator smooth trimming
    • [7]SWSYNC (def=0x0) // Generate software SYNC event
    • [6]AUTOTRIMEN (def=0x0) // Automatic trimming enable
    • [5]CEN (def=0x0) // Frequency error counter enable
    • [3]ESYNCIE (def=0x0) // Expected SYNC interrupt enable
    • [2]ERRIE (def=0x0) // Synchronization or trimming error interrupt enable
    • [1]SYNCWARNIE (def=0x0) // SYNC warning interrupt enable
    • [0]SYNCOKIE (def=0x0) // SYNC event OK interrupt enable
  • 0x40006004CFGR// configuration register

    • [31]SYNCPOL (def=0x0) // SYNC polarity selection
    • [28:29]SYNCSRC (def=0x2) // SYNC signal source selection
    • [24:26]SYNCDIV (def=0x0) // SYNC divider
    • [16:23]FELIM (def=0x22) // Frequency error limit
    • [0:15]RELOAD (def=0xBB7F) // Counter reload value
  • 0x40006008ISR// interrupt and status register

    • [16:31]FECAP (def=0x0) // Frequency error capture
    • [15]FEDIR (def=0x0) // Frequency error direction
    • [10]TRIMOVF (def=0x0) // Trimming overflow or underflow
    • [9]SYNCMISS (def=0x0) // SYNC missed
    • [8]SYNCERR (def=0x0) // SYNC error
    • [3]ESYNCF (def=0x0) // Expected SYNC flag
    • [2]ERRF (def=0x0) // Error flag
    • [1]SYNCWARNF (def=0x0) // SYNC warning flag
    • [0]SYNCOKF (def=0x0) // SYNC event OK flag
  • 0x4000600CICR// interrupt flag clear register

    • [3]ESYNCC (def=0x0) // Expected SYNC clear flag
    • [2]ERRC (def=0x0) // Error clear flag
    • [1]SYNCWARNC (def=0x0) // SYNC warning clear flag
    • [0]SYNCOKC (def=0x0) // SYNC event OK clear flag
  interrupts:
  • [74] CRS // Clock recovery system global interrupt
• 0x50006000SEC_CRS//

  • 0x50006000CR// control register

    • [8:14]TRIM (def=0x40) // HSI48 oscillator smooth trimming
    • [7]SWSYNC (def=0x0) // Generate software SYNC event
    • [6]AUTOTRIMEN (def=0x0) // Automatic trimming enable
    • [5]CEN (def=0x0) // Frequency error counter enable
    • [3]ESYNCIE (def=0x0) // Expected SYNC interrupt enable
    • [2]ERRIE (def=0x0) // Synchronization or trimming error interrupt enable
    • [1]SYNCWARNIE (def=0x0) // SYNC warning interrupt enable
    • [0]SYNCOKIE (def=0x0) // SYNC event OK interrupt enable
  • 0x50006004CFGR// configuration register

    • [31]SYNCPOL (def=0x0) // SYNC polarity selection
    • [28:29]SYNCSRC (def=0x2) // SYNC signal source selection
    • [24:26]SYNCDIV (def=0x0) // SYNC divider
    • [16:23]FELIM (def=0x22) // Frequency error limit
    • [0:15]RELOAD (def=0xBB7F) // Counter reload value
  • 0x50006008ISR// interrupt and status register

    • [16:31]FECAP (def=0x0) // Frequency error capture
    • [15]FEDIR (def=0x0) // Frequency error direction
    • [10]TRIMOVF (def=0x0) // Trimming overflow or underflow
    • [9]SYNCMISS (def=0x0) // SYNC missed
    • [8]SYNCERR (def=0x0) // SYNC error
    • [3]ESYNCF (def=0x0) // Expected SYNC flag
    • [2]ERRF (def=0x0) // Error flag
    • [1]SYNCWARNF (def=0x0) // SYNC warning flag
    • [0]SYNCOKF (def=0x0) // SYNC event OK flag
  • 0x5000600CICR// interrupt flag clear register

    • [3]ESYNCC (def=0x0) // Expected SYNC clear flag
    • [2]ERRC (def=0x0) // Error clear flag
    • [1]SYNCWARNC (def=0x0) // SYNC warning clear flag
    • [0]SYNCOKC (def=0x0) // SYNC event OK clear flag
• 0x46021800DAC1// Digital-to-analog converter

  • 0x46021800DAC_CR// DAC control register

    • [0]EN1 (def=0x0) // DAC channel1 enable
    • [1]TEN1 (def=0x0) // DAC channel1 trigger enable
    • [2:5]TSEL1 (def=0x0) // DAC channel1 trigger selection
    • [6:7]WAVE1 (def=0x0) // DAC channel1 noise/triangle wave generation enable
    • [8:11]MAMP1 (def=0x0) // DAC channel1 mask/amplitude selector
    • [12]DMAEN1 (def=0x0) // DAC channel1 DMA enable
    • [13]DMAUDRIE1 (def=0x0) // DAC channel1 DMA Underrun Interrupt enable
    • [14]CEN1 (def=0x0) // DAC channel1 calibration enable
    • [16]EN2 (def=0x0) // DAC channel2 enable
    • [17]TEN2 (def=0x0) // DAC channel2 trigger enable
    • [18:21]TSEL2 (def=0x0) // DAC channel2 trigger selection
    • [22:23]WAVE2 (def=0x0) // DAC channel2 noise/triangle wave generation enable
    • [24:27]MAMP2 (def=0x0) // DAC channel2 mask/amplitude selector
    • [28]DMAEN2 (def=0x0) // DAC channel2 DMA enable
    • [29]DMAUDRIE2 (def=0x0) // DAC channel2 DMA underrun interrupt enable
    • [30]CEN2 (def=0x0) // DAC channel2 calibration enable
  • 0x46021804DAC_SWTRGR// DAC software trigger register

    • [0]SWTRIG1 (def=0x0) // DAC channel1 software trigger
    • [1]SWTRIG2 (def=0x0) // DAC channel2 software trigger
  • 0x46021808DAC_DHR12R1// DAC channel1 12-bit right-aligned data holding register

    • [0:11]DACC1DHR (def=0x0) // DAC channel1 12-bit right-aligned data
    • [16:27]DACC1DHRB (def=0x0) // DAC channel1 12-bit right-aligned data B
  • 0x4602180CDAC_DHR12L1// DAC channel1 12-bit left aligned data holding register

    • [4:15]DACC1DHR (def=0x0) // DAC channel1 12-bit left-aligned data
    • [20:31]DACC1DHRB (def=0x0) // DAC channel1 12-bit left-aligned data B
  • 0x46021810DAC_DHR8R1// DAC channel1 8-bit right aligned data holding register

    • [0:7]DACC1DHR (def=0x0) // DAC channel1 8-bit right-aligned data
    • [8:15]DACC1DHRB (def=0x0) // DAC channel1 8-bit right-aligned Sdata
  • 0x46021814DAC_DHR12R2// DAC channel2 12-bit right aligned data holding register

    • [0:11]DACC2DHR (def=0x0) // DAC channel2 12-bit right-aligned data
    • [16:27]DACC2DHRB (def=0x0) // DAC channel2 12-bit right-aligned data
  • 0x46021818DAC_DHR12L2// DAC channel2 12-bit left aligned data holding register

    • [4:15]DACC2DHR (def=0x0) // DAC channel2 12-bit left-aligned data
    • [20:31]DACC2DHRB (def=0x0) // DAC channel2 12-bit left-aligned data B
  • 0x4602181CDAC_DHR8R2// DAC channel2 8-bit right-aligned data holding register

    • [0:7]DACC2DHR (def=0x0) // DAC channel2 8-bit right-aligned data
    • [8:15]DACC2DHRB (def=0x0) // DAC channel2 8-bit right-aligned data
  • 0x46021820DAC_DHR12RD// Dual DAC 12-bit right-aligned data holding register

    • [0:11]DACC1DHR (def=0x0) // DAC channel1 12-bit right-aligned data
    • [16:27]DACC2DHR (def=0x0) // DAC channel2 12-bit right-aligned data
  • 0x46021824DAC_DHR12LD// DUAL DAC 12-bit left aligned data holding register

    • [4:15]DACC1DHR (def=0x0) // DAC channel1 12-bit left-aligned data
    • [20:31]DACC2DHR (def=0x0) // DAC channel2 12-bit left-aligned data
  • 0x46021828DAC_DHR8RD// DUAL DAC 8-bit right aligned data holding register

    • [0:7]DACC1DHR (def=0x0) // DAC channel1 8-bit right-aligned data
    • [8:15]DACC2DHR (def=0x0) // DAC channel2 8-bit right-aligned data
  • 0x4602182CDAC_DOR1// DAC channel1 data output register

    • [0:11]DACC1DOR (def=0x0) // DAC channel1 data output
    • [16:27]DACC1DORB (def=0x0) // DAC channel1 data output
  • 0x46021830DAC_DOR2// DAC channel2 data output register

    • [0:11]DACC2DOR (def=0x0) // DAC channel2 data output
    • [16:27]DACC2DORB (def=0x0) // DAC channel2 data output
  • 0x46021834DAC_SR// DAC status register

    • [11]DAC1RDY (def=0x0) // DAC channel1 ready status bit
    • [12]DORSTAT1 (def=0x0) // DAC channel1 output register status bit
    • [13]DMAUDR1 (def=0x0) // DAC channel1 DMA underrun flag
    • [14]CAL_FLAG1 (def=0x0) // DAC Channel 1 calibration offset status
    • [15]BWST1 (def=0x0) // DAC Channel 1 busy writing sample time flag
    • [27]DAC2RDY (def=0x0) // DAC channel 2 ready status bit
    • [28]DORSTAT2 (def=0x0) // DAC channel 2 output register status bit
    • [29]DMAUDR2 (def=0x0) // DAC channel2 DMA underrun flag
    • [30]CAL_FLAG2 (def=0x0) // DAC Channel 2 calibration offset status
    • [31]BWST2 (def=0x0) // DAC Channel 2 busy writing sample time flag
  • 0x46021838DAC_CCR// DAC calibration control register

    • [0:4]OTRIM1 (def=0x0) // DAC Channel 1 offset trimming value
    • [16:20]OTRIM2 (def=0x0) // DAC Channel 2 offset trimming value
  • 0x4602183CDAC_MCR// DAC mode control register

    • [0:2]MODE1 (def=0x0) // DAC Channel 1 mode
    • [8]DMADOUBLE1 (def=0x0) // DAC Channel1 DMA double data mode
    • [9]SINFORMAT1 (def=0x0) // Enable signed format for DAC channel1
    • [14:15]HFSEL (def=0x0) // High frequency interface mode selection
    • [16:18]MODE2 (def=0x0) // DAC Channel 2 mode
    • [24]DMADOUBLE2 (def=0x0) // DAC Channel2 DMA double data mode
    • [25]SINFORMAT2 (def=0x0) // Enable signed format for DAC channel2
  • 0x46021840DAC_SHSR1// DAC Sample and Hold sample time register 1

    • [0:9]TSAMPLE1 (def=0x0) // DAC Channel 1 sample Time (only valid in sample & hold mode)
  • 0x46021844DAC_SHSR2// DAC channel2 sample and hold sample time register

    • [0:9]TSAMPLE2 (def=0x0) // DAC Channel 2 sample Time (only valid in sample and hold mode)
  • 0x46021848DAC_SHHR// DAC Sample and Hold hold time register

    • [0:9]THOLD1 (def=0x1) // DAC Channel 1 hold Time (only valid in sample and hold mode)
    • [16:25]THOLD2 (def=0x1) // DAC Channel 2 hold time (only valid in sample and hold mode)
  • 0x4602184CDAC_SHRR// DAC Sample and Hold refresh time register

    • [0:7]TREFRESH1 (def=0x1) // DAC Channel 1 refresh Time (only valid in sample and hold mode)
    • [16:23]TREFRESH2 (def=0x1) // DAC Channel 2 refresh Time (only valid in sample and hold mode)
  • 0x46021854DAC_AUTOCR// Autonomous mode control register

    • [22]AUTOMODE (def=0x0) // DAC Autonomous mode
  interrupts:
  • [38] DAC1 // DAC1 global interrupt
• 0x56021800SEC_DAC1//

  • 0x56021800DAC_CR// DAC control register

    • [0]EN1 (def=0x0) // DAC channel1 enable
    • [1]TEN1 (def=0x0) // DAC channel1 trigger enable
    • [2:5]TSEL1 (def=0x0) // DAC channel1 trigger selection
    • [6:7]WAVE1 (def=0x0) // DAC channel1 noise/triangle wave generation enable
    • [8:11]MAMP1 (def=0x0) // DAC channel1 mask/amplitude selector
    • [12]DMAEN1 (def=0x0) // DAC channel1 DMA enable
    • [13]DMAUDRIE1 (def=0x0) // DAC channel1 DMA Underrun Interrupt enable
    • [14]CEN1 (def=0x0) // DAC channel1 calibration enable
    • [16]EN2 (def=0x0) // DAC channel2 enable
    • [17]TEN2 (def=0x0) // DAC channel2 trigger enable
    • [18:21]TSEL2 (def=0x0) // DAC channel2 trigger selection
    • [22:23]WAVE2 (def=0x0) // DAC channel2 noise/triangle wave generation enable
    • [24:27]MAMP2 (def=0x0) // DAC channel2 mask/amplitude selector
    • [28]DMAEN2 (def=0x0) // DAC channel2 DMA enable
    • [29]DMAUDRIE2 (def=0x0) // DAC channel2 DMA underrun interrupt enable
    • [30]CEN2 (def=0x0) // DAC channel2 calibration enable
  • 0x56021804DAC_SWTRGR// DAC software trigger register

    • [0]SWTRIG1 (def=0x0) // DAC channel1 software trigger
    • [1]SWTRIG2 (def=0x0) // DAC channel2 software trigger
  • 0x56021808DAC_DHR12R1// DAC channel1 12-bit right-aligned data holding register

    • [0:11]DACC1DHR (def=0x0) // DAC channel1 12-bit right-aligned data
    • [16:27]DACC1DHRB (def=0x0) // DAC channel1 12-bit right-aligned data B
  • 0x5602180CDAC_DHR12L1// DAC channel1 12-bit left aligned data holding register

    • [4:15]DACC1DHR (def=0x0) // DAC channel1 12-bit left-aligned data
    • [20:31]DACC1DHRB (def=0x0) // DAC channel1 12-bit left-aligned data B
  • 0x56021810DAC_DHR8R1// DAC channel1 8-bit right aligned data holding register

    • [0:7]DACC1DHR (def=0x0) // DAC channel1 8-bit right-aligned data
    • [8:15]DACC1DHRB (def=0x0) // DAC channel1 8-bit right-aligned Sdata
  • 0x56021814DAC_DHR12R2// DAC channel2 12-bit right aligned data holding register

    • [0:11]DACC2DHR (def=0x0) // DAC channel2 12-bit right-aligned data
    • [16:27]DACC2DHRB (def=0x0) // DAC channel2 12-bit right-aligned data
  • 0x56021818DAC_DHR12L2// DAC channel2 12-bit left aligned data holding register

    • [4:15]DACC2DHR (def=0x0) // DAC channel2 12-bit left-aligned data
    • [20:31]DACC2DHRB (def=0x0) // DAC channel2 12-bit left-aligned data B
  • 0x5602181CDAC_DHR8R2// DAC channel2 8-bit right-aligned data holding register

    • [0:7]DACC2DHR (def=0x0) // DAC channel2 8-bit right-aligned data
    • [8:15]DACC2DHRB (def=0x0) // DAC channel2 8-bit right-aligned data
  • 0x56021820DAC_DHR12RD// Dual DAC 12-bit right-aligned data holding register

    • [0:11]DACC1DHR (def=0x0) // DAC channel1 12-bit right-aligned data
    • [16:27]DACC2DHR (def=0x0) // DAC channel2 12-bit right-aligned data
  • 0x56021824DAC_DHR12LD// DUAL DAC 12-bit left aligned data holding register

    • [4:15]DACC1DHR (def=0x0) // DAC channel1 12-bit left-aligned data
    • [20:31]DACC2DHR (def=0x0) // DAC channel2 12-bit left-aligned data
  • 0x56021828DAC_DHR8RD// DUAL DAC 8-bit right aligned data holding register

    • [0:7]DACC1DHR (def=0x0) // DAC channel1 8-bit right-aligned data
    • [8:15]DACC2DHR (def=0x0) // DAC channel2 8-bit right-aligned data
  • 0x5602182CDAC_DOR1// DAC channel1 data output register

    • [0:11]DACC1DOR (def=0x0) // DAC channel1 data output
    • [16:27]DACC1DORB (def=0x0) // DAC channel1 data output
  • 0x56021830DAC_DOR2// DAC channel2 data output register

    • [0:11]DACC2DOR (def=0x0) // DAC channel2 data output
    • [16:27]DACC2DORB (def=0x0) // DAC channel2 data output
  • 0x56021834DAC_SR// DAC status register

    • [11]DAC1RDY (def=0x0) // DAC channel1 ready status bit
    • [12]DORSTAT1 (def=0x0) // DAC channel1 output register status bit
    • [13]DMAUDR1 (def=0x0) // DAC channel1 DMA underrun flag
    • [14]CAL_FLAG1 (def=0x0) // DAC Channel 1 calibration offset status
    • [15]BWST1 (def=0x0) // DAC Channel 1 busy writing sample time flag
    • [27]DAC2RDY (def=0x0) // DAC channel 2 ready status bit
    • [28]DORSTAT2 (def=0x0) // DAC channel 2 output register status bit
    • [29]DMAUDR2 (def=0x0) // DAC channel2 DMA underrun flag
    • [30]CAL_FLAG2 (def=0x0) // DAC Channel 2 calibration offset status
    • [31]BWST2 (def=0x0) // DAC Channel 2 busy writing sample time flag
  • 0x56021838DAC_CCR// DAC calibration control register

    • [0:4]OTRIM1 (def=0x0) // DAC Channel 1 offset trimming value
    • [16:20]OTRIM2 (def=0x0) // DAC Channel 2 offset trimming value
  • 0x5602183CDAC_MCR// DAC mode control register

    • [0:2]MODE1 (def=0x0) // DAC Channel 1 mode
    • [8]DMADOUBLE1 (def=0x0) // DAC Channel1 DMA double data mode
    • [9]SINFORMAT1 (def=0x0) // Enable signed format for DAC channel1
    • [14:15]HFSEL (def=0x0) // High frequency interface mode selection
    • [16:18]MODE2 (def=0x0) // DAC Channel 2 mode
    • [24]DMADOUBLE2 (def=0x0) // DAC Channel2 DMA double data mode
    • [25]SINFORMAT2 (def=0x0) // Enable signed format for DAC channel2
  • 0x56021840DAC_SHSR1// DAC Sample and Hold sample time register 1

    • [0:9]TSAMPLE1 (def=0x0) // DAC Channel 1 sample Time (only valid in sample & hold mode)
  • 0x56021844DAC_SHSR2// DAC channel2 sample and hold sample time register

    • [0:9]TSAMPLE2 (def=0x0) // DAC Channel 2 sample Time (only valid in sample and hold mode)
  • 0x56021848DAC_SHHR// DAC Sample and Hold hold time register

    • [0:9]THOLD1 (def=0x1) // DAC Channel 1 hold Time (only valid in sample and hold mode)
    • [16:25]THOLD2 (def=0x1) // DAC Channel 2 hold time (only valid in sample and hold mode)
  • 0x5602184CDAC_SHRR// DAC Sample and Hold refresh time register

    • [0:7]TREFRESH1 (def=0x1) // DAC Channel 1 refresh Time (only valid in sample and hold mode)
    • [16:23]TREFRESH2 (def=0x1) // DAC Channel 2 refresh Time (only valid in sample and hold mode)
  • 0x56021854DAC_AUTOCR// Autonomous mode control register

    • [22]AUTOMODE (def=0x0) // DAC Autonomous mode
• 0xE0044000DBGMCU// MCU debug component

  • 0xE0044000IDCODE// DBGMCU_IDCODE

    • [0:11]DEV_ID (def=0x481) // Device dentification
    • [16:31]REV_ID (def=0x3001) // Revision
  • 0xE0044004CR// Debug MCU configuration register

    • [1]DBG_STOP (def=0x0) // Debug Stop mode
    • [2]DBG_STANDBY (def=0x0) // Debug Standby mode
    • [4]TRACE_IOEN (def=0x0) // Trace pin assignment control
    • [5]TRACE_EN (def=0x0) // trace port and clock enable
    • [6:7]TRACE_MODE (def=0x0) // Trace pin assignment control
  • 0xE0044008APB1LFZR// Debug MCU APB1L peripheral freeze register

    • [0]DBG_TIM2_STOP (def=0x0) // TIM2 stop in debug
    • [1]DBG_TIM3_STOP (def=0x0) // TIM3 stop in debug
    • [2]DBG_TIM4_STOP (def=0x0) // TIM4 stop in debug
    • [3]DBG_TIM5_STOP (def=0x0) // TIM5 stop in debug
    • [4]DBG_TIM6_STOP (def=0x0) // TIM6 stop in debug
    • [5]DBG_TIM7_STOP (def=0x0) // TIM7 stop in debug
    • [11]DBG_WWDG_STOP (def=0x0) // Window watchdog counter stop in debug
    • [12]DBG_IWDG_STOP (def=0x0) // Independent watchdog counter stop in debug
    • [21]DBG_I2C1_STOP (def=0x0) // I2C1 SMBUS timeout stop in debug
    • [22]DBG_I2C2_STOP (def=0x0) // I2C2 SMBUS timeout stop in debug
  • 0xE004400CAPB1HFZR// Debug MCU APB1H peripheral freeze register

    • [1]DBG_I2C4_STOP (def=0x0) // I2C4 stop in debug
    • [5]DBG_LPTIM2_STOP (def=0x0) // LPTIM2 stop in debug
  • 0xE0044010APB2FZR// Debug MCU APB2 peripheral freeze register

    • [11]DBG_TIM1_STOP (def=0x0) // TIM1 counter stopped when core is halted
    • [13]DBG_TIM8_STOP (def=0x0) // TIM8 stop in debug
    • [16]DBG_TIM15_STOP (def=0x0) // TIM15 counter stopped when core is halted
    • [17]DBG_TIM16_STOP (def=0x0) // TIM16 counter stopped when core is halted
    • [18]DBG_TIM17_STOP (def=0x0) // DBG_TIM17_STOP
  • 0xE0044014APB3FZR// Debug MCU APB3 peripheral freeze register

    • [10]DBG_I2C3_STOP (def=0x0) // I2C3 stop in debug
    • [17]DBG_LPTIM1_STOP (def=0x0) // LPTIM1 stop in debug
    • [18]DBG_LPTIM3_STOP (def=0x0) // LPTIM3 stop in debug
    • [19]DBG_LPTIM4_STOP (def=0x0) // LPTIM4 stop in debug
    • [30]DBG_RTC_STOP (def=0x0) // RTC stop in debug
  • 0xE0044020AHB1FZR// Debug MCU AHB1 peripheral freeze register

    • [0]DBG_GPDMA0_STOP (def=0x0) // GPDMA channel 0 stop in debug
    • [1]DBG_GPDMA1_STOP (def=0x0) // GPDMA channel 1 stop in debug
    • [2]DBG_GPDMA2_STOP (def=0x0) // GPDMA channel 2 stop in debug
    • [3]DBG_GPDMA3_STOP (def=0x0) // GPDMA channel 3 stop in debug
    • [4]DBG_GPDMA4_STOP (def=0x0) // GPDMA channel 4 stop in debug
    • [5]DBG_GPDMA5_STOP (def=0x0) // GPDMA channel 5 stop in debug
    • [6]DBG_GPDMA6_STOP (def=0x0) // GPDMA channel 6 stop in debug
    • [7]DBG_GPDMA7_STOP (def=0x0) // GPDMA channel 7 stop in debug
    • [8]DBG_GPDMA8_STOP (def=0x0) // GPDMA channel 8 stop in debug
    • [9]DBG_GPDMA9_STOP (def=0x0) // GPDMA channel 9 stop in debug
    • [10]DBG_GPDMA10_STOP (def=0x0) // GPDMA channel 10 stop in debug
    • [11]DBG_GPDMA11_STOP (def=0x0) // GPDMA channel 11 stop in debug
    • [12]DBG_GPDMA12_STOP (def=0x0) // GPDMA channel 12 stop in debug
    • [13]DBG_GPDMA13_STOP (def=0x0) // GPDMA channel 13 stop in debug
    • [14]DBG_GPDMA14_STOP (def=0x0) // GPDMA channel 14 stop in debug
    • [15]DBG_GPDMA15_STOP (def=0x0) // GPDMA channel 15 stop in debug
  • 0xE0044028AHB3FZR// Debug MCU AHB3 peripheral freeze register

    • [0]DBG_LPDMA0_STOP (def=0x0) // LPDMA channel 0 stop in debug
    • [1]DBG_LPDMA1_STOP (def=0x0) // LPDMA channel 1 stop in debug
    • [2]DBG_LPDMA2_STOP (def=0x0) // LPDMA channel 2 stop in debug
    • [3]DBG_LPDMA3_STOP (def=0x0) // LPDMA channel 3 stop in debug
  • 0xE00440FCSR// DBGMCU status register

    • [0:7]AP_PRESENT (def=0x1) // AP_PRESENT
    • [8:15]AP_LOCKED (def=0x0) // AP_LOCKED
  • 0xE0044100DBGMCU_DBG_AUTH_HOST// DBGMCU debug host authentication register

    • [0:31]AUTH_KEY (def=0x0) // AUTH_KEY
  • 0xE0044104DBG_AUTH_DEVICE// DBGMCU debug device authentication register

    • [0:15]AUTH_ID (def=0x0) // AUTH_ID
  • 0xE0044FD0PIDR4// Debug MCU CoreSight peripheral identity register 4

    • [0:3]JEP106CON (def=0x0) // JEP106 continuation code
    • [4:7]KCOUNT_4 (def=0x0) // register file size
  • 0xE0044FE0PIDR0// Debug MCU CoreSight peripheral identity register 0

    • [0:7]PARTNUM (def=0x0) // part number bits [7:0]
  • 0xE0044FE4PIDR1// Debug MCU CoreSight peripheral identity register 1

    • [0:3]PARTNUM (def=0x0) // part number bits [11:8]
    • [4:7]JEP106ID (def=0x0) // JEP106 identity code bits [3:0]
  • 0xE0044FE8PIDR2// Debug MCU CoreSight peripheral identity register 2

    • [0:2]JEP106ID (def=0x2) // JEP106 identity code bits [6:4]
    • [3]JEDEC (def=0x1) // JEDEC assigned value
    • [4:7]REVISION (def=0x0) // component revision number
  • 0xE0044FECPIDR3// Debug MCU CoreSight peripheral identity register 3

    • [0:3]CMOD (def=0x0) // customer modified
    • [4:7]REVAND (def=0x0) // metal fix version
  • 0xE0044FF0CIDR0// Debug MCU CoreSight component identity register 0

    • [0:7]PREAMBLE (def=0xD) // component identification bits [7:0]
  • 0xE0044FF4CIDR1// Debug MCU CoreSight component identity register 1

    • [0:3]PREAMBLE (def=0x0) // component identification bits [11:8]
    • [4:7]CLASS (def=0xF) // component identification bits [15:12] - component class
  • 0xE0044FF8CIDR2// Debug MCU CoreSight component identity register 2

    • [0:7]PREAMBLE (def=0x5) // component identification bits [23:16]
  • 0xE0044FFCCIDR3// Debug MCU CoreSight component identity register 3

    • [0:7]PREAMBLE (def=0xB1) // component identification bits [31:24]
• 0x40031400DCACHE1// DCACHE1

  • 0x40031400DCACHE_CR// DCACHE control register

    • [0]EN (def=0x0) // EN
    • [1]CACHEINV (def=0x0) // CACHEINV
    • [8:10]CACHECMD (def=0x0) // CACHECMD
    • [11]STARTCMD (def=0x0) // STARTCMD
    • [16]RHITMEN (def=0x0) // RHITMEN
    • [17]RMISSMEN (def=0x0) // RMISSMEN
    • [18]RHITMRST (def=0x0) // RHITMRST
    • [19]RMISSMRST (def=0x0) // RMISSMRST
    • [20]WHITMEN (def=0x0) // WHITMEN
    • [21]WMISSMEN (def=0x0) // WMISSMEN
    • [22]WHITMRST (def=0x0) // WHITMRST
    • [23]WMISSMRST (def=0x0) // WMISSMRST
    • [31]HBURST (def=0x0) // HBURST
  • 0x40031404DCACHE_SR// DCACHE status register

    • [0]BUSYF (def=0x1) // BUSYF
    • [1]BSYENDF (def=0x0) // BSYENDF
    • [2]ERRF (def=0x0) // ERRF
    • [3]BUSYCMDF (def=0x0) // BUSYCMDF
    • [4]CMDENDF (def=0x0) // CMDENDF
  • 0x40031408DCACHE_IER// DCACHE interrupt enable register

    • [1]BSYENDIE (def=0x0) // BSYENDIE
    • [2]ERRIE (def=0x0) // ERRIE
    • [4]CMDENDIE (def=0x0) // CMDENDIE
  • 0x4003140CDCACHE_FCR// DCACHE flag clear register

    • [1]CBSYENDF (def=0x0) // CBSYENDF
    • [2]CERRF (def=0x0) // CERRF
    • [4]CCMDENDF (def=0x0) // CCMDENDF
  • 0x40031410DCACHE_RHMONR// DCACHE read-hit monitor register

    • [0:31]RHITMON (def=0x0) // RHITMON
  • 0x40031414DCACHE_RMMONR// DCACHE read-miss monitor register

    • [0:15]MRISSMON (def=0x0) // RMISSMON
  • 0x40031420DCACHE_WHMONR// write-hit monitor register

    • [0:31]WHITMON (def=0x0) // WHITMON
  • 0x40031424DCACHE_WMMONR// write-miss monitor register

    • [0:15]WMISSMON (def=0x0) // WMISSMON
  • 0x40031428DCACHE_CMDRSADDRR// command range start address register

    • [4:31]CMDSTARTADDR (def=0x0) // CMDSTARTADDR
  • 0x4003142CDCACHE_CMDREADDRR// command range start address register

    • [4:31]CMDENDADDR (def=0x0) // CMDENDADDR
  interrupts:
  • [111] DCACHE1 // Data cache global interrupt
• 0x50031400SEC_DCACHE1//

  • 0x50031400DCACHE_CR// DCACHE control register

    • [0]EN (def=0x0) // EN
    • [1]CACHEINV (def=0x0) // CACHEINV
    • [8:10]CACHECMD (def=0x0) // CACHECMD
    • [11]STARTCMD (def=0x0) // STARTCMD
    • [16]RHITMEN (def=0x0) // RHITMEN
    • [17]RMISSMEN (def=0x0) // RMISSMEN
    • [18]RHITMRST (def=0x0) // RHITMRST
    • [19]RMISSMRST (def=0x0) // RMISSMRST
    • [20]WHITMEN (def=0x0) // WHITMEN
    • [21]WMISSMEN (def=0x0) // WMISSMEN
    • [22]WHITMRST (def=0x0) // WHITMRST
    • [23]WMISSMRST (def=0x0) // WMISSMRST
    • [31]HBURST (def=0x0) // HBURST
  • 0x50031404DCACHE_SR// DCACHE status register

    • [0]BUSYF (def=0x1) // BUSYF
    • [1]BSYENDF (def=0x0) // BSYENDF
    • [2]ERRF (def=0x0) // ERRF
    • [3]BUSYCMDF (def=0x0) // BUSYCMDF
    • [4]CMDENDF (def=0x0) // CMDENDF
  • 0x50031408DCACHE_IER// DCACHE interrupt enable register

    • [1]BSYENDIE (def=0x0) // BSYENDIE
    • [2]ERRIE (def=0x0) // ERRIE
    • [4]CMDENDIE (def=0x0) // CMDENDIE
  • 0x5003140CDCACHE_FCR// DCACHE flag clear register

    • [1]CBSYENDF (def=0x0) // CBSYENDF
    • [2]CERRF (def=0x0) // CERRF
    • [4]CCMDENDF (def=0x0) // CCMDENDF
  • 0x50031410DCACHE_RHMONR// DCACHE read-hit monitor register

    • [0:31]RHITMON (def=0x0) // RHITMON
  • 0x50031414DCACHE_RMMONR// DCACHE read-miss monitor register

    • [0:15]MRISSMON (def=0x0) // RMISSMON
  • 0x50031420DCACHE_WHMONR// write-hit monitor register

    • [0:31]WHITMON (def=0x0) // WHITMON
  • 0x50031424DCACHE_WMMONR// write-miss monitor register

    • [0:15]WMISSMON (def=0x0) // WMISSMON
  • 0x50031428DCACHE_CMDRSADDRR// command range start address register

    • [4:31]CMDSTARTADDR (def=0x0) // CMDSTARTADDR
  • 0x5003142CDCACHE_CMDREADDRR// command range start address register

    • [4:31]CMDENDADDR (def=0x0) // CMDENDADDR
• 0x40031800DCACHE2//

  • 0x40031800DCACHE_CR// DCACHE control register

    • [0]EN (def=0x0) // EN
    • [1]CACHEINV (def=0x0) // CACHEINV
    • [8:10]CACHECMD (def=0x0) // CACHECMD
    • [11]STARTCMD (def=0x0) // STARTCMD
    • [16]RHITMEN (def=0x0) // RHITMEN
    • [17]RMISSMEN (def=0x0) // RMISSMEN
    • [18]RHITMRST (def=0x0) // RHITMRST
    • [19]RMISSMRST (def=0x0) // RMISSMRST
    • [20]WHITMEN (def=0x0) // WHITMEN
    • [21]WMISSMEN (def=0x0) // WMISSMEN
    • [22]WHITMRST (def=0x0) // WHITMRST
    • [23]WMISSMRST (def=0x0) // WMISSMRST
    • [31]HBURST (def=0x0) // HBURST
  • 0x40031804DCACHE_SR// DCACHE status register

    • [0]BUSYF (def=0x1) // BUSYF
    • [1]BSYENDF (def=0x0) // BSYENDF
    • [2]ERRF (def=0x0) // ERRF
    • [3]BUSYCMDF (def=0x0) // BUSYCMDF
    • [4]CMDENDF (def=0x0) // CMDENDF
  • 0x40031808DCACHE_IER// DCACHE interrupt enable register

    • [1]BSYENDIE (def=0x0) // BSYENDIE
    • [2]ERRIE (def=0x0) // ERRIE
    • [4]CMDENDIE (def=0x0) // CMDENDIE
  • 0x4003180CDCACHE_FCR// DCACHE flag clear register

    • [1]CBSYENDF (def=0x0) // CBSYENDF
    • [2]CERRF (def=0x0) // CERRF
    • [4]CCMDENDF (def=0x0) // CCMDENDF
  • 0x40031810DCACHE_RHMONR// DCACHE read-hit monitor register

    • [0:31]RHITMON (def=0x0) // RHITMON
  • 0x40031814DCACHE_RMMONR// DCACHE read-miss monitor register

    • [0:15]MRISSMON (def=0x0) // RMISSMON
  • 0x40031820DCACHE_WHMONR// write-hit monitor register

    • [0:31]WHITMON (def=0x0) // WHITMON
  • 0x40031824DCACHE_WMMONR// write-miss monitor register

    • [0:15]WMISSMON (def=0x0) // WMISSMON
  • 0x40031828DCACHE_CMDRSADDRR// command range start address register

    • [4:31]CMDSTARTADDR (def=0x0) // CMDSTARTADDR
  • 0x4003182CDCACHE_CMDREADDRR// command range start address register

    • [4:31]CMDENDADDR (def=0x0) // CMDENDADDR
  interrupts:
  • [138] DCACHE2 // Data cache 2 global interrupt
• 0x50031800SEC_DCACHE2//

  • 0x50031800DCACHE_CR// DCACHE control register

    • [0]EN (def=0x0) // EN
    • [1]CACHEINV (def=0x0) // CACHEINV
    • [8:10]CACHECMD (def=0x0) // CACHECMD
    • [11]STARTCMD (def=0x0) // STARTCMD
    • [16]RHITMEN (def=0x0) // RHITMEN
    • [17]RMISSMEN (def=0x0) // RMISSMEN
    • [18]RHITMRST (def=0x0) // RHITMRST
    • [19]RMISSMRST (def=0x0) // RMISSMRST
    • [20]WHITMEN (def=0x0) // WHITMEN
    • [21]WMISSMEN (def=0x0) // WMISSMEN
    • [22]WHITMRST (def=0x0) // WHITMRST
    • [23]WMISSMRST (def=0x0) // WMISSMRST
    • [31]HBURST (def=0x0) // HBURST
  • 0x50031804DCACHE_SR// DCACHE status register

    • [0]BUSYF (def=0x1) // BUSYF
    • [1]BSYENDF (def=0x0) // BSYENDF
    • [2]ERRF (def=0x0) // ERRF
    • [3]BUSYCMDF (def=0x0) // BUSYCMDF
    • [4]CMDENDF (def=0x0) // CMDENDF
  • 0x50031808DCACHE_IER// DCACHE interrupt enable register

    • [1]BSYENDIE (def=0x0) // BSYENDIE
    • [2]ERRIE (def=0x0) // ERRIE
    • [4]CMDENDIE (def=0x0) // CMDENDIE
  • 0x5003180CDCACHE_FCR// DCACHE flag clear register

    • [1]CBSYENDF (def=0x0) // CBSYENDF
    • [2]CERRF (def=0x0) // CERRF
    • [4]CCMDENDF (def=0x0) // CCMDENDF
  • 0x50031810DCACHE_RHMONR// DCACHE read-hit monitor register

    • [0:31]RHITMON (def=0x0) // RHITMON
  • 0x50031814DCACHE_RMMONR// DCACHE read-miss monitor register

    • [0:15]MRISSMON (def=0x0) // RMISSMON
  • 0x50031820DCACHE_WHMONR// write-hit monitor register

    • [0:31]WHITMON (def=0x0) // WHITMON
  • 0x50031824DCACHE_WMMONR// write-miss monitor register

    • [0:15]WMISSMON (def=0x0) // WMISSMON
  • 0x50031828DCACHE_CMDRSADDRR// command range start address register

    • [4:31]CMDSTARTADDR (def=0x0) // CMDSTARTADDR
  • 0x5003182CDCACHE_CMDREADDRR// command range start address register

    • [4:31]CMDENDADDR (def=0x0) // CMDENDADDR
• 0x4202C000DCMI// Digital camera interface

  • 0x4202C000CR// control register

    • [20]OELS (def=0x0) // Odd/Even Line Select (Line Select Start)
    • [19]LSM (def=0x0) // Line Select mode
    • [18]OEBS (def=0x0) // Odd/Even Byte Select (Byte Select Start)
    • [16:17]BSM (def=0x0) // Byte Select mode
    • [14]ENABLE (def=0x0) // DCMI enable
    • [10:11]EDM (def=0x0) // Extended data mode
    • [8:9]FCRC (def=0x0) // Frame capture rate control
    • [7]VSPOL (def=0x0) // Vertical synchronization polarity
    • [6]HSPOL (def=0x0) // Horizontal synchronization polarity
    • [5]PCKPOL (def=0x0) // Pixel clock polarity
    • [4]ESS (def=0x0) // Embedded synchronization select
    • [3]JPEG (def=0x0) // JPEG format
    • [2]CROP (def=0x0) // Crop feature
    • [1]CM (def=0x0) // Capture mode
    • [0]CAPTURE (def=0x0) // Capture enable
  • 0x4202C004SR// status register

    • [2]FNE (def=0x0) // FIFO not empty
    • [1]VSYNC (def=0x0) // Vertical synchronization
    • [0]HSYNC (def=0x0) // Horizontal synchronization
  • 0x4202C008RIS// raw interrupt status register

    • [4]LINE_RIS (def=0x0) // Line raw interrupt status
    • [3]VSYNC_RIS (def=0x0) // DCMI_VSYNC raw interrupt status
    • [2]ERR_RIS (def=0x0) // Synchronization error raw interrupt status
    • [1]OVR_RIS (def=0x0) // Overrun raw interrupt status
    • [0]FRAME_RIS (def=0x0) // Capture complete raw interrupt status
  • 0x4202C00CIER// interrupt enable register

    • [4]LINE_IE (def=0x0) // Line interrupt enable
    • [3]VSYNC_IE (def=0x0) // DCMI_VSYNC interrupt enable
    • [2]ERR_IE (def=0x0) // Synchronization error interrupt enable
    • [1]OVR_IE (def=0x0) // Overrun interrupt enable
    • [0]FRAME_IE (def=0x0) // Capture complete interrupt enable
  • 0x4202C010MIS// masked interrupt status register

    • [4]LINE_MIS (def=0x0) // Line masked interrupt status
    • [3]VSYNC_MIS (def=0x0) // VSYNC masked interrupt status
    • [2]ERR_MIS (def=0x0) // Synchronization error masked interrupt status
    • [1]OVR_MIS (def=0x0) // Overrun masked interrupt status
    • [0]FRAME_MIS (def=0x0) // Capture complete masked interrupt status
  • 0x4202C014ICR// interrupt clear register

    • [4]LINE_ISC (def=0x0) // line interrupt status clear
    • [3]VSYNC_ISC (def=0x0) // Vertical Synchronization interrupt status clear
    • [2]ERR_ISC (def=0x0) // Synchronization error interrupt status clear
    • [1]OVR_ISC (def=0x0) // Overrun interrupt status clear
    • [0]FRAME_ISC (def=0x0) // Capture complete interrupt status clear
  • 0x4202C018ESCR// background offset register

    • [24:31]FEC (def=0x0) // Frame end delimiter code
    • [16:23]LEC (def=0x0) // Line end delimiter code
    • [8:15]LSC (def=0x0) // Line start delimiter code
    • [0:7]FSC (def=0x0) // Frame start delimiter code
  • 0x4202C01CESUR// embedded synchronization unmask register

    • [24:31]FEU (def=0x0) // Frame end delimiter unmask
    • [16:23]LEU (def=0x0) // Line end delimiter unmask
    • [8:15]LSU (def=0x0) // Line start delimiter unmask
    • [0:7]FSU (def=0x0) // Frame start delimiter unmask
  • 0x4202C020CWSTRT// crop window start

    • [16:28]VST (def=0x0) // Vertical start line count
    • [0:13]HOFFCNT (def=0x0) // Horizontal offset count
  • 0x4202C024CWSIZE// crop window size

    • [16:29]VLINE (def=0x0) // Vertical line count
    • [0:13]CAPCNT (def=0x0) // Capture count
  • 0x4202C028DR// data register

    • [24:31]BYTE3 (def=0x0) // Data byte 3
    • [16:23]BYTE2 (def=0x0) // Data byte 2
    • [8:15]BYTE1 (def=0x0) // Data byte 1
    • [0:7]BYTE0 (def=0x0) // Data byte 0
  interrupts:
  • [119] DCMI_PSSI // DCMI/PSSI global interrupt
• 0x5202C000SEC_DCMI//

  • 0x5202C000CR// control register

    • [20]OELS (def=0x0) // Odd/Even Line Select (Line Select Start)
    • [19]LSM (def=0x0) // Line Select mode
    • [18]OEBS (def=0x0) // Odd/Even Byte Select (Byte Select Start)
    • [16:17]BSM (def=0x0) // Byte Select mode
    • [14]ENABLE (def=0x0) // DCMI enable
    • [10:11]EDM (def=0x0) // Extended data mode
    • [8:9]FCRC (def=0x0) // Frame capture rate control
    • [7]VSPOL (def=0x0) // Vertical synchronization polarity
    • [6]HSPOL (def=0x0) // Horizontal synchronization polarity
    • [5]PCKPOL (def=0x0) // Pixel clock polarity
    • [4]ESS (def=0x0) // Embedded synchronization select
    • [3]JPEG (def=0x0) // JPEG format
    • [2]CROP (def=0x0) // Crop feature
    • [1]CM (def=0x0) // Capture mode
    • [0]CAPTURE (def=0x0) // Capture enable
  • 0x5202C004SR// status register

    • [2]FNE (def=0x0) // FIFO not empty
    • [1]VSYNC (def=0x0) // Vertical synchronization
    • [0]HSYNC (def=0x0) // Horizontal synchronization
  • 0x5202C008RIS// raw interrupt status register

    • [4]LINE_RIS (def=0x0) // Line raw interrupt status
    • [3]VSYNC_RIS (def=0x0) // DCMI_VSYNC raw interrupt status
    • [2]ERR_RIS (def=0x0) // Synchronization error raw interrupt status
    • [1]OVR_RIS (def=0x0) // Overrun raw interrupt status
    • [0]FRAME_RIS (def=0x0) // Capture complete raw interrupt status
  • 0x5202C00CIER// interrupt enable register

    • [4]LINE_IE (def=0x0) // Line interrupt enable
    • [3]VSYNC_IE (def=0x0) // DCMI_VSYNC interrupt enable
    • [2]ERR_IE (def=0x0) // Synchronization error interrupt enable
    • [1]OVR_IE (def=0x0) // Overrun interrupt enable
    • [0]FRAME_IE (def=0x0) // Capture complete interrupt enable
  • 0x5202C010MIS// masked interrupt status register

    • [4]LINE_MIS (def=0x0) // Line masked interrupt status
    • [3]VSYNC_MIS (def=0x0) // VSYNC masked interrupt status
    • [2]ERR_MIS (def=0x0) // Synchronization error masked interrupt status
    • [1]OVR_MIS (def=0x0) // Overrun masked interrupt status
    • [0]FRAME_MIS (def=0x0) // Capture complete masked interrupt status
  • 0x5202C014ICR// interrupt clear register

    • [4]LINE_ISC (def=0x0) // line interrupt status clear
    • [3]VSYNC_ISC (def=0x0) // Vertical Synchronization interrupt status clear
    • [2]ERR_ISC (def=0x0) // Synchronization error interrupt status clear
    • [1]OVR_ISC (def=0x0) // Overrun interrupt status clear
    • [0]FRAME_ISC (def=0x0) // Capture complete interrupt status clear
  • 0x5202C018ESCR// background offset register

    • [24:31]FEC (def=0x0) // Frame end delimiter code
    • [16:23]LEC (def=0x0) // Line end delimiter code
    • [8:15]LSC (def=0x0) // Line start delimiter code
    • [0:7]FSC (def=0x0) // Frame start delimiter code
  • 0x5202C01CESUR// embedded synchronization unmask register

    • [24:31]FEU (def=0x0) // Frame end delimiter unmask
    • [16:23]LEU (def=0x0) // Line end delimiter unmask
    • [8:15]LSU (def=0x0) // Line start delimiter unmask
    • [0:7]FSU (def=0x0) // Frame start delimiter unmask
  • 0x5202C020CWSTRT// crop window start

    • [16:28]VST (def=0x0) // Vertical start line count
    • [0:13]HOFFCNT (def=0x0) // Horizontal offset count
  • 0x5202C024CWSIZE// crop window size

    • [16:29]VLINE (def=0x0) // Vertical line count
    • [0:13]CAPCNT (def=0x0) // Capture count
  • 0x5202C028DR// data register

    • [24:31]BYTE3 (def=0x0) // Data byte 3
    • [16:23]BYTE2 (def=0x0) // Data byte 2
    • [8:15]BYTE1 (def=0x0) // Data byte 1
    • [0:7]BYTE0 (def=0x0) // Data byte 0
• 0x420CF000DLYBOS1// The delay block (DLYB) is used to generate an output clock that is dephased from the input clock

  • 0x420CF000DLYB_CR// control register

    • [0]DEN (def=0x0) // Operational amplifier Enable
    • [1]SEN (def=0x0) // OPALPM
  • 0x420CF004DLYB_CFGR// configuration register

    • [0:3]SEL (def=0x0) // SEL
    • [8:14]UNIT (def=0x0) // UNIT
    • [16:27]LNG (def=0x0) // LNG
    • [31]LNGF (def=0x0) // LNGF
• 0x520CF000SEC_DLYBOS1//

  • 0x520CF000DLYB_CR// control register

    • [0]DEN (def=0x0) // Operational amplifier Enable
    • [1]SEN (def=0x0) // OPALPM
  • 0x520CF004DLYB_CFGR// configuration register

    • [0:3]SEL (def=0x0) // SEL
    • [8:14]UNIT (def=0x0) // UNIT
    • [16:27]LNG (def=0x0) // LNG
    • [31]LNGF (def=0x0) // LNGF
• 0x420CF400DLYBOS2//

  • 0x420CF400DLYB_CR// control register

    • [0]DEN (def=0x0) // Operational amplifier Enable
    • [1]SEN (def=0x0) // OPALPM
  • 0x420CF404DLYB_CFGR// configuration register

    • [0:3]SEL (def=0x0) // SEL
    • [8:14]UNIT (def=0x0) // UNIT
    • [16:27]LNG (def=0x0) // LNG
    • [31]LNGF (def=0x0) // LNGF
• 0x520CF400SEC_DLYBOS2//

  • 0x520CF400DLYB_CR// control register

    • [0]DEN (def=0x0) // Operational amplifier Enable
    • [1]SEN (def=0x0) // OPALPM
  • 0x520CF404DLYB_CFGR// configuration register

    • [0:3]SEL (def=0x0) // SEL
    • [8:14]UNIT (def=0x0) // UNIT
    • [16:27]LNG (def=0x0) // LNG
    • [31]LNGF (def=0x0) // LNGF
• 0x420C8400DLYBSD1//

  • 0x420C8400DLYB_CR// control register

    • [0]DEN (def=0x0) // Operational amplifier Enable
    • [1]SEN (def=0x0) // OPALPM
  • 0x420C8404DLYB_CFGR// configuration register

    • [0:3]SEL (def=0x0) // SEL
    • [8:14]UNIT (def=0x0) // UNIT
    • [16:27]LNG (def=0x0) // LNG
    • [31]LNGF (def=0x0) // LNGF
• 0x520C8400SEC_DLYBSD1//

  • 0x520C8400DLYB_CR// control register

    • [0]DEN (def=0x0) // Operational amplifier Enable
    • [1]SEN (def=0x0) // OPALPM
  • 0x520C8404DLYB_CFGR// configuration register

    • [0:3]SEL (def=0x0) // SEL
    • [8:14]UNIT (def=0x0) // UNIT
    • [16:27]LNG (def=0x0) // LNG
    • [31]LNGF (def=0x0) // LNGF
• 0x420C8800DLYBSD2//

  • 0x420C8800DLYB_CR// control register

    • [0]DEN (def=0x0) // Operational amplifier Enable
    • [1]SEN (def=0x0) // OPALPM
  • 0x420C8804DLYB_CFGR// configuration register

    • [0:3]SEL (def=0x0) // SEL
    • [8:14]UNIT (def=0x0) // UNIT
    • [16:27]LNG (def=0x0) // LNG
    • [31]LNGF (def=0x0) // LNGF
• 0x520C8800SEC_DLYBSD2//

  • 0x520C8800DLYB_CR// control register

    • [0]DEN (def=0x0) // Operational amplifier Enable
    • [1]SEN (def=0x0) // OPALPM
  • 0x520C8804DLYB_CFGR// configuration register

    • [0:3]SEL (def=0x0) // SEL
    • [8:14]UNIT (def=0x0) // UNIT
    • [16:27]LNG (def=0x0) // LNG
    • [31]LNGF (def=0x0) // LNGF
• 0x4002B000DMA2D// DMA2D controller

  • 0x4002B000CR// control register

    • [16:18]MODE (def=0x0) // DMA2D mode
    • [13]CEIE (def=0x0) // Configuration Error Interrupt Enable
    • [12]CTCIE (def=0x0) // CLUT transfer complete interrupt enable
    • [11]CAEIE (def=0x0) // CLUT access error interrupt enable
    • [10]TWIE (def=0x0) // Transfer watermark interrupt enable
    • [9]TCIE (def=0x0) // Transfer complete interrupt enable
    • [8]TEIE (def=0x0) // Transfer error interrupt enable
    • [6]LOM (def=0x0) // Line Offset Mode
    • [2]ABORT (def=0x0) // Abort
    • [1]SUSP (def=0x0) // Suspend
    • [0]START (def=0x0) // Start
  • 0x4002B004ISR// Interrupt Status Register

    • [5]CEIF (def=0x0) // Configuration error interrupt flag
    • [4]CTCIF (def=0x0) // CLUT transfer complete interrupt flag
    • [3]CAEIF (def=0x0) // CLUT access error interrupt flag
    • [2]TWIF (def=0x0) // Transfer watermark interrupt flag
    • [1]TCIF (def=0x0) // Transfer complete interrupt flag
    • [0]TEIF (def=0x0) // Transfer error interrupt flag
  • 0x4002B008IFCR// interrupt flag clear register

    • [5]CCEIF (def=0x0) // Clear configuration error interrupt flag
    • [4]CCTCIF (def=0x0) // Clear CLUT transfer complete interrupt flag
    • [3]CAECIF (def=0x0) // Clear CLUT access error interrupt flag
    • [2]CTWIF (def=0x0) // Clear transfer watermark interrupt flag
    • [1]CTCIF (def=0x0) // Clear transfer complete interrupt flag
    • [0]CTEIF (def=0x0) // Clear Transfer error interrupt flag
  • 0x4002B00CFGMAR// foreground memory address register

    • [0:31]MA (def=0x0) // Memory address
  • 0x4002B010FGOR// foreground offset register

    • [0:15]LO (def=0x0) // Line offset
  • 0x4002B014BGMAR// background memory address register

    • [0:31]MA (def=0x0) // Memory address
  • 0x4002B018BGOR// background offset register

    • [0:15]LO (def=0x0) // Line offset
  • 0x4002B01CFGPFCCR// foreground PFC control register

    • [24:31]ALPHA (def=0x0) // Alpha value
    • [21]RBS (def=0x0) // Red Blue Swap
    • [20]AI (def=0x0) // Alpha Inverted
    • [16:17]AM (def=0x0) // Alpha mode
    • [8:15]CS (def=0x0) // CLUT size
    • [5]START (def=0x0) // Start
    • [4]CCM (def=0x0) // CLUT color mode
    • [0:3]CM (def=0x0) // Color mode
  • 0x4002B020FGCOLR// foreground color register

    • [16:23]RED (def=0x0) // Red Value
    • [8:15]GREEN (def=0x0) // Green Value
    • [0:7]BLUE (def=0x0) // Blue Value
  • 0x4002B024BGPFCCR// background PFC control register

    • [24:31]ALPHA (def=0x0) // Alpha value
    • [21]RBS (def=0x0) // Red Blue Swap
    • [20]AI (def=0x0) // Alpha Inverted
    • [16:17]AM (def=0x0) // Alpha mode
    • [8:15]CS (def=0x0) // CLUT size
    • [5]START (def=0x0) // Start
    • [4]CCM (def=0x0) // CLUT Color mode
    • [0:3]CM (def=0x0) // Color mode
  • 0x4002B028BGCOLR// background color register

    • [16:23]RED (def=0x0) // Red Value
    • [8:15]GREEN (def=0x0) // Green Value
    • [0:7]BLUE (def=0x0) // Blue Value
  • 0x4002B02CFGCMAR// foreground CLUT memory address register

    • [0:31]MA (def=0x0) // Memory Address
  • 0x4002B030BGCMAR// background CLUT memory address register

    • [0:31]MA (def=0x0) // Memory address
  • 0x4002B034OPFCCR// output PFC control register

    • [21]RBS (def=0x0) // Red Blue Swap
    • [20]AI (def=0x0) // Alpha Inverted
    • [9]SB (def=0x0) // Swap Bytes
    • [0:2]CM (def=0x0) // Color mode
  • 0x4002B038OCOLR_RGB888// output color register

    • [24:31]APLHA (def=0x0) // Alpha Channel Value
    • [16:23]RED (def=0x0) // Red Value
    • [8:15]GREEN (def=0x0) // Green Value
    • [0:7]BLUE (def=0x0) // Blue Value
  • 0x4002B038OCOLR_RGB565// output color register

    • [11:15]RED (def=0x0) // Red value in RGB565 mode
    • [5:10]GREEN (def=0x0) // Green value in RGB565 mode
    • [0:4]BLUE (def=0x0) // Blue value in RGB565 mode
  • 0x4002B038OCOLR_ARGB1555// output color register

    • [15]A (def=0x0) // Alpha channel value in ARGB1555 mode
    • [10:14]RED (def=0x0) // Red value in ARGB1555 mode
    • [5:9]GREEN (def=0x0) // Green value in ARGB1555 mode
    • [0:4]BLUE (def=0x0) // Blue value in ARGB1555 mode
  • 0x4002B038OCOLR_ARGB4444// output color register

    • [12:15]ALPHA (def=0x0) // Alpha channel value in ARGB4444
    • [8:11]RED (def=0x0) // Red value in ARGB4444 mode
    • [4:7]GREEN (def=0x0) // Green value in ARGB4444 mode
    • [0:3]BLUE (def=0x0) // Blue value in ARGB4444 mode
  • 0x4002B03COMAR// output memory address register

    • [0:31]MA (def=0x0) // Memory Address
  • 0x4002B040OOR// output offset register

    • [0:15]LO (def=0x0) // Line Offset
  • 0x4002B044NLR// number of line register

    • [16:29]PL (def=0x0) // Pixel per lines
    • [0:15]NL (def=0x0) // Number of lines
  • 0x4002B048LWR// line watermark register

    • [0:15]LW (def=0x0) // Line watermark
  • 0x4002B04CAMTCR// AHB master timer configuration register

    • [8:15]DT (def=0x0) // Dead Time
    • [0]EN (def=0x0) // Enable
  • 0x4002B400FGCLUT// FGCLUT

    • [24:31]APLHA (def=0x0) // APLHA
    • [16:23]RED (def=0x0) // RED
    • [8:15]GREEN (def=0x0) // GREEN
    • [0:7]BLUE (def=0x0) // BLUE
  • 0x4002B800BGCLUT// BGCLUT

    • [24:31]APLHA (def=0x0) // APLHA
    • [16:23]RED (def=0x0) // RED
    • [8:15]GREEN (def=0x0) // GREEN
    • [0:7]BLUE (def=0x0) // BLUE
  interrupts:
  • [118] DMA2D // DMA2D global interrupt
• 0x5002B000SEC_DMA2D//

  • 0x5002B000CR// control register

    • [16:18]MODE (def=0x0) // DMA2D mode
    • [13]CEIE (def=0x0) // Configuration Error Interrupt Enable
    • [12]CTCIE (def=0x0) // CLUT transfer complete interrupt enable
    • [11]CAEIE (def=0x0) // CLUT access error interrupt enable
    • [10]TWIE (def=0x0) // Transfer watermark interrupt enable
    • [9]TCIE (def=0x0) // Transfer complete interrupt enable
    • [8]TEIE (def=0x0) // Transfer error interrupt enable
    • [6]LOM (def=0x0) // Line Offset Mode
    • [2]ABORT (def=0x0) // Abort
    • [1]SUSP (def=0x0) // Suspend
    • [0]START (def=0x0) // Start
  • 0x5002B004ISR// Interrupt Status Register

    • [5]CEIF (def=0x0) // Configuration error interrupt flag
    • [4]CTCIF (def=0x0) // CLUT transfer complete interrupt flag
    • [3]CAEIF (def=0x0) // CLUT access error interrupt flag
    • [2]TWIF (def=0x0) // Transfer watermark interrupt flag
    • [1]TCIF (def=0x0) // Transfer complete interrupt flag
    • [0]TEIF (def=0x0) // Transfer error interrupt flag
  • 0x5002B008IFCR// interrupt flag clear register

    • [5]CCEIF (def=0x0) // Clear configuration error interrupt flag
    • [4]CCTCIF (def=0x0) // Clear CLUT transfer complete interrupt flag
    • [3]CAECIF (def=0x0) // Clear CLUT access error interrupt flag
    • [2]CTWIF (def=0x0) // Clear transfer watermark interrupt flag
    • [1]CTCIF (def=0x0) // Clear transfer complete interrupt flag
    • [0]CTEIF (def=0x0) // Clear Transfer error interrupt flag
  • 0x5002B00CFGMAR// foreground memory address register

    • [0:31]MA (def=0x0) // Memory address
  • 0x5002B010FGOR// foreground offset register

    • [0:15]LO (def=0x0) // Line offset
  • 0x5002B014BGMAR// background memory address register

    • [0:31]MA (def=0x0) // Memory address
  • 0x5002B018BGOR// background offset register

    • [0:15]LO (def=0x0) // Line offset
  • 0x5002B01CFGPFCCR// foreground PFC control register

    • [24:31]ALPHA (def=0x0) // Alpha value
    • [21]RBS (def=0x0) // Red Blue Swap
    • [20]AI (def=0x0) // Alpha Inverted
    • [16:17]AM (def=0x0) // Alpha mode
    • [8:15]CS (def=0x0) // CLUT size
    • [5]START (def=0x0) // Start
    • [4]CCM (def=0x0) // CLUT color mode
    • [0:3]CM (def=0x0) // Color mode
  • 0x5002B020FGCOLR// foreground color register

    • [16:23]RED (def=0x0) // Red Value
    • [8:15]GREEN (def=0x0) // Green Value
    • [0:7]BLUE (def=0x0) // Blue Value
  • 0x5002B024BGPFCCR// background PFC control register

    • [24:31]ALPHA (def=0x0) // Alpha value
    • [21]RBS (def=0x0) // Red Blue Swap
    • [20]AI (def=0x0) // Alpha Inverted
    • [16:17]AM (def=0x0) // Alpha mode
    • [8:15]CS (def=0x0) // CLUT size
    • [5]START (def=0x0) // Start
    • [4]CCM (def=0x0) // CLUT Color mode
    • [0:3]CM (def=0x0) // Color mode
  • 0x5002B028BGCOLR// background color register

    • [16:23]RED (def=0x0) // Red Value
    • [8:15]GREEN (def=0x0) // Green Value
    • [0:7]BLUE (def=0x0) // Blue Value
  • 0x5002B02CFGCMAR// foreground CLUT memory address register

    • [0:31]MA (def=0x0) // Memory Address
  • 0x5002B030BGCMAR// background CLUT memory address register

    • [0:31]MA (def=0x0) // Memory address
  • 0x5002B034OPFCCR// output PFC control register

    • [21]RBS (def=0x0) // Red Blue Swap
    • [20]AI (def=0x0) // Alpha Inverted
    • [9]SB (def=0x0) // Swap Bytes
    • [0:2]CM (def=0x0) // Color mode
  • 0x5002B038OCOLR_RGB888// output color register

    • [24:31]APLHA (def=0x0) // Alpha Channel Value
    • [16:23]RED (def=0x0) // Red Value
    • [8:15]GREEN (def=0x0) // Green Value
    • [0:7]BLUE (def=0x0) // Blue Value
  • 0x5002B038OCOLR_RGB565// output color register

    • [11:15]RED (def=0x0) // Red value in RGB565 mode
    • [5:10]GREEN (def=0x0) // Green value in RGB565 mode
    • [0:4]BLUE (def=0x0) // Blue value in RGB565 mode
  • 0x5002B038OCOLR_ARGB1555// output color register

    • [15]A (def=0x0) // Alpha channel value in ARGB1555 mode
    • [10:14]RED (def=0x0) // Red value in ARGB1555 mode
    • [5:9]GREEN (def=0x0) // Green value in ARGB1555 mode
    • [0:4]BLUE (def=0x0) // Blue value in ARGB1555 mode
  • 0x5002B038OCOLR_ARGB4444// output color register

    • [12:15]ALPHA (def=0x0) // Alpha channel value in ARGB4444
    • [8:11]RED (def=0x0) // Red value in ARGB4444 mode
    • [4:7]GREEN (def=0x0) // Green value in ARGB4444 mode
    • [0:3]BLUE (def=0x0) // Blue value in ARGB4444 mode
  • 0x5002B03COMAR// output memory address register

    • [0:31]MA (def=0x0) // Memory Address
  • 0x5002B040OOR// output offset register

    • [0:15]LO (def=0x0) // Line Offset
  • 0x5002B044NLR// number of line register

    • [16:29]PL (def=0x0) // Pixel per lines
    • [0:15]NL (def=0x0) // Number of lines
  • 0x5002B048LWR// line watermark register

    • [0:15]LW (def=0x0) // Line watermark
  • 0x5002B04CAMTCR// AHB master timer configuration register

    • [8:15]DT (def=0x0) // Dead Time
    • [0]EN (def=0x0) // Enable
  • 0x5002B400FGCLUT// FGCLUT

    • [24:31]APLHA (def=0x0) // APLHA
    • [16:23]RED (def=0x0) // RED
    • [8:15]GREEN (def=0x0) // GREEN
    • [0:7]BLUE (def=0x0) // BLUE
  • 0x5002B800BGCLUT// BGCLUT

    • [24:31]APLHA (def=0x0) // APLHA
    • [16:23]RED (def=0x0) // RED
    • [8:15]GREEN (def=0x0) // GREEN
    • [0:7]BLUE (def=0x0) // BLUE
• 0x40016C00DSI// DSI

  • 0x40016C00DSI_VR// DSI Host version register

    • [0:31]VERSION (def=0x3134312A) // Version of the DSI Host This read-only register contains the version of the DSI Host
  • 0x40016C04DSI_CR// DSI Host control register

    • [0]EN (def=0x0) // Enable This bit configures the DSI Host in either power-up mode or to reset.
  • 0x40016C08DSI_CCR// DSI Host clock control register

    • [0:7]TXECKDIV (def=0x0) // TX escape clock division This field indicates the division factor for the TX escape clock source (l
    • [8:15]TOCKDIV (def=0x0) // Timeout clock division This field indicates the division factor for the timeout clock used as the t
  • 0x40016C0CDSI_LVCIDR// DSI Host LTDC VCID register

    • [0:1]VCID (def=0x0) // Virtual channel ID These bits configure the virtual channel ID for the LTDC interface traffic.
  • 0x40016C10DSI_LCOLCR// DSI Host LTDC color coding register

    • [0:3]COLC (def=0x0) // Color coding This field configures the DPI color coding. Others: Reserved
    • [8]LPE (def=0x0) // Loosely packet enable This bit enables the loosely packed variant to 18-bit configuration
  • 0x40016C14DSI_LPCR// DSI Host LTDC polarity configuration register

    • [0]DEP (def=0x0) // Data enable polarity This bit configures the polarity of data enable pin.
    • [1]VSP (def=0x0) // VSYNC polarity This bit configures the polarity of VSYNC pin.
    • [2]HSP (def=0x0) // HSYNC polarity This bit configures the polarity of HSYNC pin.
  • 0x40016C18DSI_LPMCR// DSI Host low-power mode configuration register

    • [0:7]VLPSIZE (def=0x0) // VACT largest packet size This field is used for the transmission of commands in low-power mode. It
    • [16:23]LPSIZE (def=0x0) // Largest packet size This field is used for the transmission of commands in low-power mode. It defin
  • 0x40016C2CDSI_PCR// DSI Host protocol configuration register

    • [0]ETTXE (def=0x0) // EoTp transmission enable This bit enables the EoTP transmission.
    • [1]ETRXE (def=0x0) // EoTp reception enable This bit enables the EoTp reception.
    • [2]BTAE (def=0x0) // Bus-turn-around enable This bit enables the bus-turn-around (BTA) request.
    • [3]ECCRXE (def=0x0) // ECC reception enable This bit enables the ECC reception, error correction and reporting.
    • [4]CRCRXE (def=0x0) // CRC reception enable This bit enables the CRC reception and error reporting.
    • [5]ETTXLPE (def=0x0) // EoTp transmission in low-power enable This bit enables the EoTP transmission in low-power.
  • 0x40016C30DSI_GVCIDR// DSI Host generic VCID register

    • [0:1]VCIDRX (def=0x0) // Virtual channel ID for reception This field indicates the generic interface read-back virtual chann
    • [16:17]VCIDTX (def=0x0) // Virtual channel ID for transmission This field indicates the generic interface virtual channel iden
  • 0x40016C34DSI_MCR// DSI Host mode configuration register

    • [0]CMDM (def=0x1) // Command mode This bit configures the DSI Host in either video or command mode.
  • 0x40016C38DSI_VMCR// DSI Host video mode configuration register

    • [0:1]VMT (def=0x0) // Video mode type This field configures the video mode transmission type : 1x: Burst mode
    • [8]LPVSAE (def=0x0) // Low-power vertical sync active enable This bit enables to return to low-power inside the vertical s
    • [9]LPVBPE (def=0x0) // Low-power vertical back-porch enable This bit enables to return to low-power inside the vertical ba
    • [10]LPVFPE (def=0x0) // Low-power vertical front-porch enable This bit enables to return to low-power inside the vertical f
    • [11]LPVAE (def=0x0) // Low-power vertical active enable This bit enables to return to low-power inside the vertical active
    • [12]LPHBPE (def=0x0) // Low-power horizontal back-porch enable This bit enables the return to low-power inside the horizont
    • [13]LPHFPE (def=0x0) // Low-power horizontal front-porch enable This bit enables the return to low-power inside the horizon
    • [14]FBTAAE (def=0x0) // Frame bus-turn-around acknowledge enable This bit enables the request for an acknowledge response a
    • [15]LPCE (def=0x0) // Low-power command enable This bit enables the command transmission only in low-power mode.
    • [16]PGE (def=0x0) // Pattern generator enable This bit enables the video mode pattern generator.
    • [20]PGM (def=0x0) // Pattern generator mode This bit configures the pattern generator mode.
    • [24]PGO (def=0x0) // Pattern generator orientation This bit configures the color bar orientation.
  • 0x40016C3CDSI_VPCR// DSI Host video packet configuration register

    • [0:13]VPSIZE (def=0x0) // Video packet size This field configures the number of pixels in a single video packet. For 18-bit n
  • 0x40016C40DSI_VCCR// DSI Host video chunks configuration register

    • [0:12]NUMC (def=0x0) // Number of chunks This register configures the number of chunks to be transmitted during a line peri
  • 0x40016C44DSI_VNPCR// DSI Host video null packet configuration register

    • [0:12]NPSIZE (def=0x0) // Null packet size This field configures the number of bytes inside a null packet. Setting to 0 disab
  • 0x40016C48DSI_VHSACR// DSI Host video HSA configuration register

    • [0:11]HSA (def=0x0) // Horizontal synchronism active duration This fields configures the horizontal synchronism active per
  • 0x40016C4CDSI_VHBPCR// DSI Host video HBP configuration register

    • [0:11]HBP (def=0x0) // Horizontal back-porch duration This fields configures the horizontal back-porch period in lane byte
  • 0x40016C50DSI_VLCR// DSI Host video line configuration register

    • [0:14]HLINE (def=0x0) // Horizontal line duration This fields configures the total of the horizontal line period (HSA+HBP+HA
  • 0x40016C54DSI_VVSACR// DSI Host video VSA configuration register

    • [0:9]VSA (def=0x0) // Vertical synchronism active duration This fields configures the vertical synchronism active period
  • 0x40016C58DSI_VVBPCR// DSI Host video VBP configuration register

    • [0:9]VBP (def=0x0) // Vertical back-porch duration This fields configures the vertical back-porch period measured in numb
  • 0x40016C5CDSI_VVFPCR// DSI Host video VFP configuration register

    • [0:9]VFP (def=0x0) // Vertical front-porch duration This fields configures the vertical front-porch period measured in nu
  • 0x40016C60DSI_VVACR// DSI Host video VA configuration register

    • [0:13]VA (def=0x0) // Vertical active duration This fields configures the vertical active period measured in number of ho
  • 0x40016C64DSI_LCCR// DSI Host LTDC command configuration register

    • [0:15]CMDSIZE (def=0x0) // Command size This field configures the maximum allowed size for an LTDC write memory command, measu
  • 0x40016C68DSI_CMCR// DSI Host command mode configuration register

    • [0]TEARE (def=0x0) // Tearing effect acknowledge request enable This bit enables the tearing effect acknowledge request:
    • [1]ARE (def=0x0) // Acknowledge request enable This bit enables the acknowledge request after each packet transmission:
    • [8]GSW0TX (def=0x0) // Generic short write zero parameters transmission This bit configures the generic short write packet
    • [9]GSW1TX (def=0x0) // Generic short write one parameters transmission This bit configures the generic short write packet
    • [10]GSW2TX (def=0x0) // Generic short write two parameters transmission This bit configures the generic short write packet
    • [11]GSR0TX (def=0x0) // Generic short read zero parameters transmission This bit configures the generic short read packet w
    • [12]GSR1TX (def=0x0) // Generic short read one parameters transmission This bit configures the generic short read packet wi
    • [13]GSR2TX (def=0x0) // Generic short read two parameters transmission This bit configures the generic short read packet wi
    • [14]GLWTX (def=0x0) // Generic long write transmission This bit configures the generic long write packet command transmiss
    • [16]DSW0TX (def=0x0) // DCS short write zero parameter transmission This bit configures the DCS short write packet with zer
    • [17]DSW1TX (def=0x0) // DCS short read one parameter transmission This bit configures the DCS short read packet with one pa
    • [18]DSR0TX (def=0x0) // DCS short read zero parameter transmission This bit configures the DCS short read packet with zero
    • [19]DLWTX (def=0x0) // DCS long write transmission This bit configures the DCS long write packet command transmission type
    • [24]MRDPS (def=0x0) // Maximum read packet size This bit configures the maximum read packet size command transmission type
  • 0x40016C6CDSI_GHCR// DSI Host generic header configuration register

    • [0:5]DT (def=0x0) // Type This field configures the packet data type of the header packet.
    • [6:7]VCID (def=0x0) // Channel This field configures the virtual channel ID of the header packet.
    • [8:15]WCLSB (def=0x0) // WordCount LSB This field configures the less significant byte of the header packet word count for l
    • [16:23]WCMSB (def=0x0) // WordCount MSB This field configures the most significant byte of the header packet's word count for
  • 0x40016C70DSI_GPDR// DSI Host generic payload data register

    • [0:7]DATA1 (def=0x0) // Payload byte 1 This field indicates the byte 1 of the packet payload.
    • [8:15]DATA2 (def=0x0) // Payload byte 2 This field indicates the byte 2 of the packet payload.
    • [16:23]DATA3 (def=0x0) // Payload byte 3 This field indicates the byte 3 of the packet payload.
    • [24:31]DATA4 (def=0x0) // Payload byte 4 This field indicates the byte 4 of the packet payload.
  • 0x40016C74DSI_GPSR// DSI Host generic packet status register

    • [0]CMDFE (def=0x1) // Command FIFO empty This bit indicates the empty status of the generic command FIFO:
    • [1]CMDFF (def=0x0) // Command FIFO full This bit indicates the full status of the generic command FIFO:
    • [2]PWRFE (def=0x1) // Payload write FIFO empty This bit indicates the empty status of the generic write payload FIFO:
    • [3]PWRFF (def=0x0) // Payload write FIFO full This bit indicates the full status of the generic write payload FIFO:
    • [4]PRDFE (def=0x1) // Payload read FIFO empty This bit indicates the empty status of the generic read payload FIFO:
    • [5]PRDFF (def=0x0) // Payload read FIFO full This bit indicates the full status of the generic read payload FIFO:
    • [6]RCB (def=0x0) // Read command busy This bit is set when a read command is issued and cleared when the entire respons
    • [16]CMDBE (def=0x1) // Command buffer empty This bit indicates the empty status of the generic payload internal buffer:
    • [17]CMDBF (def=0x0) // Command buffer full This bit indicates the full status of the generic command internal buffer:
    • [18]PBE (def=0x1) // Payload buffer empty This bit indicates the empty status of the generic payload internal buffer:
    • [19]PBF (def=0x0) // Payload buffer full This bit indicates the full status of the generic payload internal buffer:
  • 0x40016C78DSI_TCCR0// DSI Host timeout counter configuration register 0

    • [0:15]LPRX_TOCNT (def=0x0) // Low-power reception timeout counter This field configures the timeout counter that triggers a low-p
    • [16:31]HSTX_TOCNT (def=0x0) // High-speed transmission timeout counter This field configures the timeout counter that triggers a h
  • 0x40016C7CDSI_TCCR1// DSI Host timeout counter configuration register 1

    • [0:15]HSRD_TOCNT (def=0x0) // High-speed read timeout counter This field sets a period for which the DSI Host keeps the link stil
  • 0x40016C80DSI_TCCR2// DSI Host timeout counter configuration register 2

    • [0:15]LPRD_TOCNT (def=0x0) // Low-power read timeout counter This field sets a period for which the DSI Host keeps the link still
  • 0x40016C84DSI_TCCR3// DSI Host timeout counter configuration register 3

    • [0:15]HSWR_TOCNT (def=0x0) // High-speed write timeout counter This field sets a period for which the DSI Host keeps the link ina
    • [24]PM (def=0x0) // Presp mode When set to 1, this bit ensures that the peripheral response timeout caused by HSWR_TOCN
  • 0x40016C88DSI_TCCR4// DSI Host timeout counter configuration register 4

    • [0:15]LPWR_TOCNT (def=0x0) // Low-power write timeout counter This field sets a period for which the DSI Host keeps the link stil
  • 0x40016C8CDSI_TCCR5// DSI Host timeout counter configuration register 5

    • [0:15]BTA_TOCNT (def=0x0) // Bus-turn-around timeout counter This field sets a period for which the DSI Host keeps the link stil
  • 0x40016C94DSI_CLCR// DSI Host clock lane configuration register

    • [0]DPCC (def=0x0) // D-PHY clock control This bit controls the D-PHY clock state:
    • [1]ACR (def=0x0) // Automatic clock lane control This bit enables the automatic mechanism to stop providing clock in th
  • 0x40016C98DSI_CLTCR// DSI Host clock lane timer configuration register

    • [0:9]LP2HS_TIME (def=0x0) // Low-power to high-speed time This field configures the maximum time that the D-PHY clock lane takes
    • [16:25]HS2LP_TIME (def=0x0) // High-speed to low-power time This field configures the maximum time that the D-PHY clock lane takes
  • 0x40016C9CDSI_DLTCR// DSI Host data lane timer configuration register

    • [0:9]LP2HS_TIME (def=0x0) // Low-power to high-speed time This field configures the maximum time that the D-PHY data lanes take
    • [16:25]HS2LP_TIME (def=0x0) // High-speed to low-power time This field configures the maximum time that the D-PHY data lanes take
  • 0x40016CA0DSI_PCTLR// DSI Host PHY control register

    • [1]DEN (def=0x0) // Digital enable When set to 0, this bit places the digital section of the D-PHY in the reset state
    • [2]CKE (def=0x0) // Clock enable This bit enables the D-PHY clock lane module:
  • 0x40016CA4DSI_PCONFR// DSI Host PHY configuration register

    • [0:1]NL (def=0x1) // Number of lanes This field configures the number of active data lanes: Others: Reserved
    • [8:15]SW_TIME (def=0x0) // Stop wait time This field configures the minimum wait period to request a high-speed transmission a
  • 0x40016CA8DSI_PUCR// DSI Host PHY ULPS control register

    • [0]URCL (def=0x0) // ULPS request on clock lane ULPS mode request on clock lane.
    • [1]UECL (def=0x0) // ULPS exit on clock lane ULPS mode exit on clock lane.
    • [2]URDL (def=0x0) // ULPS request on data lane ULPS mode request on all active data lanes.
    • [3]UEDL (def=0x0) // ULPS exit on data lane ULPS mode exit on all active data lanes.
  • 0x40016CACDSI_PTTCR// DSI Host PHY TX triggers configuration register

    • [0:3]TX_TRIG (def=0x0) // Transmission trigger Escape mode transmit trigger 0-3. Only one bit of TX_TRIG is asserted at any g
  • 0x40016CB0DSI_PSR// DSI Host PHY status register

    • [1]PD (def=0x0) // PHY direction This bit indicates the status of phydirection D-PHY signal.
    • [2]PSSC (def=0x0) // PHY stop state clock lane This bit indicates the status of phystopstateclklane D-PHY signal.
    • [3]UANC (def=0x1) // ULPS active not clock lane This bit indicates the status of ulpsactivenotclklane D-PHY signal.
    • [4]PSS0 (def=0x0) // PHY stop state lane 0 This bit indicates the status of phystopstate0lane D-PHY signal.
    • [5]UAN0 (def=0x1) // ULPS active not lane 1 This bit indicates the status of ulpsactivenot0lane D-PHY signal.
    • [6]RUE0 (def=0x0) // RX ULPS escape lane 0 This bit indicates the status of rxulpsesc0lane D-PHY signal.
    • [7]PSS1 (def=0x0) // PHY stop state lane 1 This bit indicates the status of phystopstate1lane D-PHY signal.
    • [8]UAN1 (def=0x1) // ULPS active not lane 1 This bit indicates the status of ulpsactivenot1lane D-PHY signal.
  • 0x40016CBCDSI_ISR0// DSI Host interrupt and status register 0

    • [0]AE0 (def=0x0) // Acknowledge error 0 This bit retrieves the SoT error from the acknowledge error report.
    • [1]AE1 (def=0x0) // Acknowledge error 1 This bit retrieves the SoT sync error from the acknowledge error report.
    • [2]AE2 (def=0x0) // Acknowledge error 2 This bit retrieves the EoT sync error from the acknowledge error report.
    • [3]AE3 (def=0x0) // Acknowledge error 3 This bit retrieves the escape mode entry command error from the acknowledge err
    • [4]AE4 (def=0x0) // Acknowledge error 4 This bit retrieves the LP transmit sync error from the acknowledge error report
    • [5]AE5 (def=0x0) // Acknowledge error 5 This bit retrieves the peripheral timeout error from the acknowledge error repo
    • [6]AE6 (def=0x0) // Acknowledge error 6 This bit retrieves the false control error from the acknowledge error report.
    • [7]AE7 (def=0x0) // Acknowledge error 7 This bit retrieves the reserved (specific to the device) from the acknowledge e
    • [8]AE8 (def=0x0) // Acknowledge error 8 This bit retrieves the ECC error, single-bit (detected and corrected) from the
    • [9]AE9 (def=0x0) // Acknowledge error 9 This bit retrieves the ECC error, multi-bit (detected, not corrected) from the
    • [10]AE10 (def=0x0) // Acknowledge error 10 This bit retrieves the checksum error (long packet only) from the acknowledge
    • [11]AE11 (def=0x0) // Acknowledge error 11 This bit retrieves the not recognized DSI data type from the acknowledge error
    • [12]AE12 (def=0x0) // Acknowledge error 12 This bit retrieves the DSI VC ID Invalid from the acknowledge error report.
    • [13]AE13 (def=0x0) // Acknowledge error 13 This bit retrieves the invalid transmission length from the acknowledge error
    • [14]AE14 (def=0x0) // Acknowledge error 14 This bit retrieves the reserved (specific to the device) from the acknowledge
    • [15]AE15 (def=0x0) // Acknowledge error 15 This bit retrieves the DSI protocol violation from the acknowledge error repor
    • [16]PE0 (def=0x0) // PHY error 0 This bit indicates the ErrEsc escape entry error from lane 0.
    • [17]PE1 (def=0x0) // PHY error 1 This bit indicates the ErrSyncEsc low-power transmission synchronization error from lan
    • [18]PE2 (def=0x0) // PHY error 2 This bit indicates the ErrControl error from lane 0.
    • [19]PE3 (def=0x0) // PHY error 3 This bit indicates the LP0 contention error ErrContentionLP0 from lane 0.
    • [20]PE4 (def=0x0) // PHY error 4 This bit indicates the LP1 contention error ErrContentionLP1 from lane 0.
  • 0x40016CC0DSI_ISR1// DSI Host interrupt and status register 1

    • [0]TOHSTX (def=0x0) // Timeout high-speed transmission This bit indicates that the high-speed transmission timeout counter
    • [1]TOLPRX (def=0x0) // Timeout low-power reception This bit indicates that the low-power reception timeout counter reached
    • [2]ECCSE (def=0x0) // ECC single-bit error This bit indicates that the ECC single error is detected and corrected in a re
    • [3]ECCME (def=0x0) // ECC multi-bit error This bit indicates that the ECC multiple error is detected in a received packet
    • [4]CRCE (def=0x0) // CRC error This bit indicates that the CRC error is detected in the received packet payload.
    • [5]PSE (def=0x0) // Packet size error This bit indicates that the packet size error is detected during the packet recep
    • [6]EOTPE (def=0x0) // EoTp error This bit indicates that the EoTp packet is not received at the end of the incoming perip
    • [7]LPWRE (def=0x0) // LTDC payload write error This bit indicates that during a DPI pixel line storage, the payload FIFO
    • [8]GCWRE (def=0x0) // Generic command write error This bit indicates that the system tried to write a command through the
    • [9]GPWRE (def=0x0) // Generic payload write error This bit indicates that the system tried to write a payload data throug
    • [10]GPTXE (def=0x0) // Generic payload transmit error This bit indicates that during a generic interface packet build, the
    • [11]GPRDE (def=0x0) // Generic payload read error This bit indicates that during a DCS read data, the payload FIFO becomes
    • [12]GPRXE (def=0x0) // Generic payload receive error This bit indicates that during a generic interface packet read back,
    • [19]PBUE (def=0x0) // Payload buffer underflow error This bit indicates that underflow has occurred when reading payload
  • 0x40016CC4DSI_IER0// DSI Host interrupt enable register 0

    • [0]AE0IE (def=0x0) // Acknowledge error 0 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [1]AE1IE (def=0x0) // Acknowledge error 1 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [2]AE2IE (def=0x0) // Acknowledge error 2 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [3]AE3IE (def=0x0) // Acknowledge error 3 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [4]AE4IE (def=0x0) // Acknowledge error 4 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [5]AE5IE (def=0x0) // Acknowledge error 5 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [6]AE6IE (def=0x0) // Acknowledge error 6 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [7]AE7IE (def=0x0) // Acknowledge error 7 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [8]AE8IE (def=0x0) // Acknowledge error 8 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [9]AE9IE (def=0x0) // Acknowledge error 9 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [10]AE10IE (def=0x0) // Acknowledge error 10 interrupt enable This bit enables the interrupt generation on acknowledge erro
    • [11]AE11IE (def=0x0) // Acknowledge error 11 interrupt enable This bit enables the interrupt generation on acknowledge erro
    • [12]AE12IE (def=0x0) // Acknowledge error 12 interrupt enable This bit enables the interrupt generation on acknowledge erro
    • [13]AE13IE (def=0x0) // Acknowledge error 13 interrupt enable This bit enables the interrupt generation on acknowledge erro
    • [14]AE14IE (def=0x0) // Acknowledge error 14 interrupt enable This bit enables the interrupt generation on acknowledge erro
    • [15]AE15IE (def=0x0) // Acknowledge error 15 interrupt enable This bit enables the interrupt generation on acknowledge erro
    • [16]PE0IE (def=0x0) // PHY error 0 interrupt enable This bit enables the interrupt generation on PHY error 0.
    • [17]PE1IE (def=0x0) // PHY error 1 interrupt enable This bit enables the interrupt generation on PHY error 1.
    • [18]PE2IE (def=0x0) // PHY error 2 interrupt enable This bit enables the interrupt generation on PHY error 2.
    • [19]PE3IE (def=0x0) // PHY error 3 interrupt enable This bit enables the interrupt generation on PHY error 4.
    • [20]PE4IE (def=0x0) // PHY error 4 interrupt enable This bit enables the interrupt generation on PHY error 4.
  • 0x40016CC8DSI_IER1// DSI Host interrupt enable register 1

    • [0]TOHSTXIE (def=0x0) // Timeout high-speed transmission interrupt enable This bit enables the interrupt generation on timeo
    • [1]TOLPRXIE (def=0x0) // Timeout low-power reception interrupt enable This bit enables the interrupt generation on timeout l
    • [2]ECCSEIE (def=0x0) // ECC single-bit error interrupt enable This bit enables the interrupt generation on ECC single-bit e
    • [3]ECCMEIE (def=0x0) // ECC multi-bit error interrupt enable This bit enables the interrupt generation on ECC multi-bit err
    • [4]CRCEIE (def=0x0) // CRC error interrupt enable This bit enables the interrupt generation on CRC error.
    • [5]PSEIE (def=0x0) // Packet size error interrupt enable This bit enables the interrupt generation on packet size error.
    • [6]EOTPEIE (def=0x0) // EoTp error interrupt enable This bit enables the interrupt generation on EoTp error.
    • [7]LPWREIE (def=0x0) // LTDC payload write error interrupt enable This bit enables the interrupt generation on LTDC payload
    • [8]GCWREIE (def=0x0) // Generic command write error interrupt enable This bit enables the interrupt generation on generic c
    • [9]GPWREIE (def=0x0) // Generic payload write error interrupt enable This bit enables the interrupt generation on generic p
    • [10]GPTXEIE (def=0x0) // Generic payload transmit error interrupt enable This bit enables the interrupt generation on generi
    • [11]GPRDEIE (def=0x0) // Generic payload read error interrupt enable This bit enables the interrupt generation on generic pa
    • [12]GPRXEIE (def=0x0) // Generic payload receive error interrupt enable This bit enables the interrupt generation on generic
    • [19]PBUEIE (def=0x0) // Payload buffer underflow error interrupt enable This bit enables the interrupt generation on payloa
  • 0x40016CD8DSI_FIR0// DSI Host force interrupt register 0

    • [0]FAE0 (def=0x0) // Force acknowledge error 0 Writing one to this bit forces an acknowledge error 0.
    • [1]FAE1 (def=0x0) // Force acknowledge error 1 Writing one to this bit forces an acknowledge error 1.
    • [2]FAE2 (def=0x0) // Force acknowledge error 2 Writing one to this bit forces an acknowledge error 2.
    • [3]FAE3 (def=0x0) // Force acknowledge error 3 Writing one to this bit forces an acknowledge error 3.
    • [4]FAE4 (def=0x0) // Force acknowledge error 4 Writing one to this bit forces an acknowledge error 4.
    • [5]FAE5 (def=0x0) // Force acknowledge error 5 Writing one to this bit forces an acknowledge error 5.
    • [6]FAE6 (def=0x0) // Force acknowledge error 6 Writing one to this bit forces an acknowledge error 6.
    • [7]FAE7 (def=0x0) // Force acknowledge error 7 Writing one to this bit forces an acknowledge error 7.
    • [8]FAE8 (def=0x0) // Force acknowledge error 8 Writing one to this bit forces an acknowledge error 8.
    • [9]FAE9 (def=0x0) // Force acknowledge error 9 Writing one to this bit forces an acknowledge error 9.
    • [10]FAE10 (def=0x0) // Force acknowledge error 10 Writing one to this bit forces an acknowledge error 10.
    • [11]FAE11 (def=0x0) // Force acknowledge error 11 Writing one to this bit forces an acknowledge error 11.
    • [12]FAE12 (def=0x0) // Force acknowledge error 12 Writing one to this bit forces an acknowledge error 12.
    • [13]FAE13 (def=0x0) // Force acknowledge error 13 Writing one to this bit forces an acknowledge error 13.
    • [14]FAE14 (def=0x0) // Force acknowledge error 14 Writing one to this bit forces an acknowledge error 14.
    • [15]FAE15 (def=0x0) // Force acknowledge error 15 Writing one to this bit forces an acknowledge error 15.
    • [16]FPE0 (def=0x0) // Force PHY error 0 Writing one to this bit forces a PHY error 0.
    • [17]FPE1 (def=0x0) // Force PHY error 1 Writing one to this bit forces a PHY error 1.
    • [18]FPE2 (def=0x0) // Force PHY error 2 Writing one to this bit forces a PHY error 2.
    • [19]FPE3 (def=0x0) // Force PHY error 3 Writing one to this bit forces a PHY error 3.
    • [20]FPE4 (def=0x0) // Force PHY error 4 Writing one to this bit forces a PHY error 4.
  • 0x40016CDCDSI_FIR1// DSI Host force interrupt register 1

    • [0]FTOHSTX (def=0x0) // Force timeout high-speed transmission Writing one to this bit forces a timeout high-speed transmiss
    • [1]FTOLPRX (def=0x0) // Force timeout low-power reception Writing one to this bit forces a timeout low-power reception.
    • [2]FECCSE (def=0x0) // Force ECC single-bit error Writing one to this bit forces a ECC single-bit error.
    • [3]FECCME (def=0x0) // Force ECC multi-bit error Writing one to this bit forces a ECC multi-bit error.
    • [4]FCRCE (def=0x0) // Force CRC error Writing one to this bit forces a CRC error.
    • [5]FPSE (def=0x0) // Force packet size error Writing one to this bit forces a packet size error.
    • [6]FEOTPE (def=0x0) // Force EoTp error Writing one to this bit forces a EoTp error.
    • [7]FLPWRE (def=0x0) // Force LTDC payload write error Writing one to this bit forces a LTDC payload write error.
    • [8]FGCWRE (def=0x0) // Force generic command write error Writing one to this bit forces a generic command write error.
    • [9]FGPWRE (def=0x0) // Force generic payload write error Writing one to this bit forces a generic payload write error.
    • [10]FGPTXE (def=0x0) // Force generic payload transmit error Writing one to this bit forces a generic payload transmit erro
    • [11]FGPRDE (def=0x0) // Force generic payload read error Writing one to this bit forces a generic payload read error.
    • [12]FGPRXE (def=0x0) // Force generic payload receive error Writing one to this bit forces a generic payload receive error.
    • [19]FPBUE (def=0x0) // Force payload buffer underflow error Writing one to this bit forces a payload undrflow error.
  • 0x40016CF4DSI_DLTRCR// DSI Host data lane timer read configuration register

    • [0:14]MRD_TIME (def=0x0) // Maximum read time This field configures the maximum time required to perform a read command in lane
  • 0x40016D00DSI_VSCR// DSI Host video shadow control register

    • [0]EN (def=0x0) // Enable When set to 1, DSI Host LTDC interface receives the active configuration from the auxiliary
    • [8]UR (def=0x0) // Update register When set to 1, the LTDC registers are copied to the auxiliary registers. After copy
  • 0x40016D0CDSI_LCVCIDR// DSI Host LTDC current VCID register

    • [0:1]VCID (def=0x0) // Virtual channel ID This field returns the virtual channel ID for the LTDC interface.
  • 0x40016D10DSI_LCCCR// DSI Host LTDC current color coding register

    • [0:3]COLC (def=0x0) // Color coding This field returns the current LTDC interface color coding. 0110-1111: reserved If LTD
    • [8]LPE (def=0x0) // Loosely packed enable This bit returns the current state of the loosely packed variant to 18-bit co
  • 0x40016D18DSI_LPMCCR// DSI Host low-power mode current configuration register

    • [0:7]VLPSIZE (def=0x0) // VACT largest packet size This field returns the current size, in bytes, of the largest packet that
    • [16:23]LPSIZE (def=0x0) // Largest packet size This field is returns the current size, in bytes, of the largest packet that ca
  • 0x40016D38DSI_VMCCR// DSI Host video mode current configuration register

    • [0:1]VMT (def=0x0) // Video mode type This field returns the current video mode transmission type: 1x: Burst mode
    • [2]LPVSAE (def=0x0) // Low-power vertical sync time enable This bit returns the current state of return to low-power insid
    • [3]LPVBPE (def=0x0) // Low-power vertical back-porch enable This bit returns the current state of return to low-power insi
    • [4]LPVFPE (def=0x0) // Low-power vertical front-porch enable This bit returns the current state of return to low-power ins
    • [5]LPVAE (def=0x0) // Low-power vertical active enable This bit returns the current state of return to low-power inside t
    • [6]LPHBPE (def=0x0) // Low-power horizontal back-porch enable This bit returns the current state of return to low-power in
    • [7]LPHFE (def=0x0) // Low-power horizontal front-porch enable This bit returns the current state of return to low-power i
    • [8]FBTAAE (def=0x0) // Frame BTA acknowledge enable This bit returns the current state of request for an acknowledge respo
    • [9]LPCE (def=0x0) // Low-power command enable This bit returns the current command transmission state in low-power mode.
  • 0x40016D3CDSI_VPCCR// DSI Host video packet current configuration register

    • [0:13]VPSIZE (def=0x0) // Video packet size This field returns the number of pixels in a single video packet.
  • 0x40016D40DSI_VCCCR// DSI Host video chunks current configuration register

    • [0:12]NUMC (def=0x0) // Number of chunks This field returns the number of chunks being transmitted during a line period.
  • 0x40016D44DSI_VNPCCR// DSI Host video null packet current configuration register

    • [0:12]NPSIZE (def=0x0) // Null packet size This field returns the number of bytes inside a null packet.
  • 0x40016D48DSI_VHSACCR// DSI Host video HSA current configuration register

    • [0:11]HSA (def=0x0) // Horizontal synchronism active duration This fields returns the horizontal synchronism active period
  • 0x40016D4CDSI_VHBPCCR// DSI Host video HBP current configuration register

    • [0:11]HBP (def=0x0) // Horizontal back-porch duration This field returns the horizontal back-porch period in lane byte clo
  • 0x40016D50DSI_VLCCR// DSI Host video line current configuration register

    • [0:14]HLINE (def=0x0) // Horizontal line duration This field returns the current total of the horizontal line period (HSA+HB
  • 0x40016D54DSI_VVSACCR// DSI Host video VSA current configuration register

    • [0:9]VSA (def=0x0) // Vertical synchronism active duration This field returns the current vertical synchronism active per
  • 0x40016D58DSI_VVBPCCR// DSI Host video VBP current configuration register

    • [0:9]VBP (def=0x0) // Vertical back-porch duration This field returns the current vertical back-porch period measured in
  • 0x40016D5CDSI_VVFPCCR// DSI Host video VFP current configuration register

    • [0:9]VFP (def=0x0) // Vertical front-porch duration This field returns the current vertical front-porch period measured i
  • 0x40016D60DSI_VVACCR// DSI Host video VA current configuration register

    • [0:13]VA (def=0x0) // Vertical active duration This field returns the current vertical active period measured in number o
  • 0x40016D68DSI_FBSR// DSI Host FIFO and buffer status register

    • [0]VCWFE (def=0x1) // Video mode command write FIFO empty This bit indicates the empty status of the video mode write com
    • [1]VCWFF (def=0x0) // Video mode command write FIFO full This bit indicates the full status of the video mode write comma
    • [2]VPWFE (def=0x1) // Video mode payload write FIFO empty This bit indicates the empty status of the video mode write pay
    • [3]VPWFF (def=0x0) // Video mode payload write FIFO full This bit indicates the full status of the video mode write paylo
    • [4]ACWFE (def=0x1) // Adapted command mode command write FIFO empty This bit indicates the empty status of the adapted co
    • [5]ACWFF (def=0x0) // Adapted command mode command write FIFO full This bit indicates the full status of the adapted comm
    • [6]APWFE (def=0x0) // Adapted command mode payload write FIFO empty This bit indicates the empty status of the adapted co
    • [7]APWFF (def=0x0) // Adapted command mode payload write FIFO full This bit indicates the full status of the adapted comm
    • [16]VPBE (def=0x1) // Video mode payload buffer empty This bit indicates the empty status of the video mode payload inter
    • [17]VPBF (def=0x0) // Video mode payload buffer full This bit indicates the full status of the video mode payload interna
    • [20]ACBE (def=0x0) // Adapted command mode command buffer empty This bit indicates the empty status of the adapted comman
    • [21]ACBF (def=0x0) // Adapted command mode command buffer full This bit indicates the full status of the adapted command
    • [22]APBE (def=0x0) // Adapted command mode payload buffer empty This bit indicates the empty status of the adapted comman
    • [23]APBF (def=0x0) // Adapted command mode payload buffer full This bit indicates the full status of the adapted command
  • 0x40017000DSI_WCFGR// DSI Wrapper configuration register

    • [0]DSIM (def=0x0) // DSI mode This bit selects the mode for the video transmission. This bit must only be changed when D
    • [1:3]COLMUX (def=0x0) // Color multiplexing This bit selects the color multiplexing used by DSI Host. This field must only b
    • [4]TESRC (def=0x0) // TE source This bit selects the tearing effect (TE) source. This bit must only be changed when DSI H
    • [5]TEPOL (def=0x0) // TE polarity This bit selects the polarity of the external pin tearing effect (TE) source. This bit
    • [6]AR (def=0x0) // Automatic refresh This bit selects the refresh mode in DBI mode. This bit must only be changed when
    • [7]VSPOL (def=0x0) // VSync polarity This bit selects the VSync edge on which the LTDC is halted. This bit must only be c
  • 0x40017004DSI_WCR// DSI Wrapper control register

    • [0]COLM (def=0x0) // Color mode This bit controls the display color mode in video mode.
    • [1]SHTDN (def=0x0) // Shutdown This bit controls the display shutdown in video mode.
    • [2]LTDCEN (def=0x0) // LTDC enable This bit enables the LTDC for a frame transfer in adapted command mode.
    • [3]DSIEN (def=0x0) // DSI enable This bit enables the DSI Wrapper.
  • 0x40017008DSI_WIER// DSI Wrapper interrupt enable register

    • [0]TEIE (def=0x0) // Tearing effect interrupt enable This bit enables the tearing effect interrupt.
    • [1]ERIE (def=0x0) // End of refresh interrupt enable This bit enables the end of refresh interrupt.
    • [9]PLLLIE (def=0x0) // PLL lock interrupt enable This bit enables the PLL lock interrupt.
    • [10]PLLUIE (def=0x0) // PLL unlock interrupt enable This bit enables the PLL unlock interrupt.
  • 0x4001700CDSI_WISR// DSI Wrapper interrupt and status register

    • [0]TEIF (def=0x0) // Tearing effect interrupt flag This bit is set when a tearing effect event occurs.
    • [1]ERIF (def=0x0) // End of refresh interrupt flag This bit is set when the transfer of a frame in adapted command mode
    • [2]BUSY (def=0x0) // Busy flag This bit is set when the transfer of a frame in adapted command mode is ongoing.
    • [8]PLLLS (def=0x0) // PLL lock status This bit is set when the PLL is locked and cleared when it is unlocked.
    • [9]PLLLIF (def=0x0) // PLL lock interrupt flag This bit is set when the PLL becomes locked.
    • [10]PLLUIF (def=0x0) // PLL unlock interrupt flag This bit is set when the PLL becomes unlocked.
  • 0x40017010DSI_WIFCR// DSI Wrapper interrupt flag clear register

    • [0]CTEIF (def=0x0) // Clear tearing effect interrupt flag Write 1 clears the TEIF flag in the DSI_WSR register.
    • [1]CERIF (def=0x0) // Clear end of refresh interrupt flag Write 1 clears the ERIF flag in the DSI_WSR register.
    • [9]CPLLLIF (def=0x0) // Clear PLL lock interrupt flag Write 1 clears the PLLLIF flag in the DSI_WSR register.
    • [10]CPLLUIF (def=0x0) // Clear PLL unlock interrupt flag Write 1 clears the PLLUIF flag in the DSI_WSR register.
  • 0x40017018DSI_WPCR0// DSI Wrapper PHY configuration register 0

    • [6]SWCL (def=0x0) // Swap clock lane pins This bit swaps the pins on clock lane.
    • [7]SWDL0 (def=0x0) // Swap data lane 0 pins This bit swaps the pins on data lane 0.
    • [8]SWDL1 (def=0x0) // Swap data lane 1 pins This bit swaps the pins on clock lane.
    • [12]FTXSMCL (def=0x0) // Force in TX Stop mode the clock lane This bit forces the clock lane in TX stop mode. It is used to
    • [13]FTXSMDL (def=0x0) // Force in TX Stop mode the data lanes This bit forces the data lanes in TX stop mode. It is used to
  • 0x40017030DSI_WRPCR// DSI Wrapper regulator and PLL control register

    • [0]PLLEN (def=0x0) // PLL enable This bit enables the D-PHY PLL.
    • [2:10]NDIV (def=0x0) // PLL loop division factor This field configures the PLL loop division factor. 2: PLL loop divided by
    • [11:19]IDF (def=0x0) // PLL input division factor This field configures the PLL input division factor. 2: PLL input divided
    • [20:28]ODF (def=0x0) // PLL output division factor This field configures the PLL output division factor. 2: PLL output divi
  • 0x40017408DSI_BCFGR// DSI bias configuration register

    • [6]PWRUP (def=0x0) // Power-up This bit powers-up the reference bias for the MIPI D-PHY
  • 0x40017804DSI_DPCBCR// DSI D-PHY clock band control register

    • [3:7]BC (def=0x0) // Band control This field selects the frequency band used by the D-PHY. Others: Reserved
  • 0x40017834DSI_DPCSRCR// DSI D-PHY clock skew rate control register

    • [0:7]SRC (def=0x0) // Slew rate control This field selects the slew rate for HS-TX speed. Others: Reserved
  • 0x40017870DSI_DPDL0BCR// DSI D-PHY data lane 0 band control register

    • [0:4]BC (def=0x0) // Band control This field selects the frequency band used by the D-PHY. Others: Reserved
  • 0x400178A0DSI_DPDL0SRCR// DSI D-PHY data lane 0 skew rate control register

    • [0:7]SRC (def=0x0) // Slew rate control This field selects the slew rate for HS-TX speed. Others: Reserved
  • 0x40017908DSI_DPDL1BCR// DSI D-PHY data lane 1 band control register

    • [0:4]BC (def=0x0) // Band control This field selects the frequency band used by the D-PHY. Others: Reserved
  • 0x40017938DSI_DPDL1SRCR// DSI D-PHY data lane 1 skew rate control register

    • [0:7]SRC (def=0x0) // Slew rate control This field selects the slew rate for HS-TX speed. Others: Reserved
  interrupts:
  • [137] DSIHOST // DSI global interrupt
• 0x50016C00SEC_DSI//

  • 0x50016C00DSI_VR// DSI Host version register

    • [0:31]VERSION (def=0x3134312A) // Version of the DSI Host This read-only register contains the version of the DSI Host
  • 0x50016C04DSI_CR// DSI Host control register

    • [0]EN (def=0x0) // Enable This bit configures the DSI Host in either power-up mode or to reset.
  • 0x50016C08DSI_CCR// DSI Host clock control register

    • [0:7]TXECKDIV (def=0x0) // TX escape clock division This field indicates the division factor for the TX escape clock source (l
    • [8:15]TOCKDIV (def=0x0) // Timeout clock division This field indicates the division factor for the timeout clock used as the t
  • 0x50016C0CDSI_LVCIDR// DSI Host LTDC VCID register

    • [0:1]VCID (def=0x0) // Virtual channel ID These bits configure the virtual channel ID for the LTDC interface traffic.
  • 0x50016C10DSI_LCOLCR// DSI Host LTDC color coding register

    • [0:3]COLC (def=0x0) // Color coding This field configures the DPI color coding. Others: Reserved
    • [8]LPE (def=0x0) // Loosely packet enable This bit enables the loosely packed variant to 18-bit configuration
  • 0x50016C14DSI_LPCR// DSI Host LTDC polarity configuration register

    • [0]DEP (def=0x0) // Data enable polarity This bit configures the polarity of data enable pin.
    • [1]VSP (def=0x0) // VSYNC polarity This bit configures the polarity of VSYNC pin.
    • [2]HSP (def=0x0) // HSYNC polarity This bit configures the polarity of HSYNC pin.
  • 0x50016C18DSI_LPMCR// DSI Host low-power mode configuration register

    • [0:7]VLPSIZE (def=0x0) // VACT largest packet size This field is used for the transmission of commands in low-power mode. It
    • [16:23]LPSIZE (def=0x0) // Largest packet size This field is used for the transmission of commands in low-power mode. It defin
  • 0x50016C2CDSI_PCR// DSI Host protocol configuration register

    • [0]ETTXE (def=0x0) // EoTp transmission enable This bit enables the EoTP transmission.
    • [1]ETRXE (def=0x0) // EoTp reception enable This bit enables the EoTp reception.
    • [2]BTAE (def=0x0) // Bus-turn-around enable This bit enables the bus-turn-around (BTA) request.
    • [3]ECCRXE (def=0x0) // ECC reception enable This bit enables the ECC reception, error correction and reporting.
    • [4]CRCRXE (def=0x0) // CRC reception enable This bit enables the CRC reception and error reporting.
    • [5]ETTXLPE (def=0x0) // EoTp transmission in low-power enable This bit enables the EoTP transmission in low-power.
  • 0x50016C30DSI_GVCIDR// DSI Host generic VCID register

    • [0:1]VCIDRX (def=0x0) // Virtual channel ID for reception This field indicates the generic interface read-back virtual chann
    • [16:17]VCIDTX (def=0x0) // Virtual channel ID for transmission This field indicates the generic interface virtual channel iden
  • 0x50016C34DSI_MCR// DSI Host mode configuration register

    • [0]CMDM (def=0x1) // Command mode This bit configures the DSI Host in either video or command mode.
  • 0x50016C38DSI_VMCR// DSI Host video mode configuration register

    • [0:1]VMT (def=0x0) // Video mode type This field configures the video mode transmission type : 1x: Burst mode
    • [8]LPVSAE (def=0x0) // Low-power vertical sync active enable This bit enables to return to low-power inside the vertical s
    • [9]LPVBPE (def=0x0) // Low-power vertical back-porch enable This bit enables to return to low-power inside the vertical ba
    • [10]LPVFPE (def=0x0) // Low-power vertical front-porch enable This bit enables to return to low-power inside the vertical f
    • [11]LPVAE (def=0x0) // Low-power vertical active enable This bit enables to return to low-power inside the vertical active
    • [12]LPHBPE (def=0x0) // Low-power horizontal back-porch enable This bit enables the return to low-power inside the horizont
    • [13]LPHFPE (def=0x0) // Low-power horizontal front-porch enable This bit enables the return to low-power inside the horizon
    • [14]FBTAAE (def=0x0) // Frame bus-turn-around acknowledge enable This bit enables the request for an acknowledge response a
    • [15]LPCE (def=0x0) // Low-power command enable This bit enables the command transmission only in low-power mode.
    • [16]PGE (def=0x0) // Pattern generator enable This bit enables the video mode pattern generator.
    • [20]PGM (def=0x0) // Pattern generator mode This bit configures the pattern generator mode.
    • [24]PGO (def=0x0) // Pattern generator orientation This bit configures the color bar orientation.
  • 0x50016C3CDSI_VPCR// DSI Host video packet configuration register

    • [0:13]VPSIZE (def=0x0) // Video packet size This field configures the number of pixels in a single video packet. For 18-bit n
  • 0x50016C40DSI_VCCR// DSI Host video chunks configuration register

    • [0:12]NUMC (def=0x0) // Number of chunks This register configures the number of chunks to be transmitted during a line peri
  • 0x50016C44DSI_VNPCR// DSI Host video null packet configuration register

    • [0:12]NPSIZE (def=0x0) // Null packet size This field configures the number of bytes inside a null packet. Setting to 0 disab
  • 0x50016C48DSI_VHSACR// DSI Host video HSA configuration register

    • [0:11]HSA (def=0x0) // Horizontal synchronism active duration This fields configures the horizontal synchronism active per
  • 0x50016C4CDSI_VHBPCR// DSI Host video HBP configuration register

    • [0:11]HBP (def=0x0) // Horizontal back-porch duration This fields configures the horizontal back-porch period in lane byte
  • 0x50016C50DSI_VLCR// DSI Host video line configuration register

    • [0:14]HLINE (def=0x0) // Horizontal line duration This fields configures the total of the horizontal line period (HSA+HBP+HA
  • 0x50016C54DSI_VVSACR// DSI Host video VSA configuration register

    • [0:9]VSA (def=0x0) // Vertical synchronism active duration This fields configures the vertical synchronism active period
  • 0x50016C58DSI_VVBPCR// DSI Host video VBP configuration register

    • [0:9]VBP (def=0x0) // Vertical back-porch duration This fields configures the vertical back-porch period measured in numb
  • 0x50016C5CDSI_VVFPCR// DSI Host video VFP configuration register

    • [0:9]VFP (def=0x0) // Vertical front-porch duration This fields configures the vertical front-porch period measured in nu
  • 0x50016C60DSI_VVACR// DSI Host video VA configuration register

    • [0:13]VA (def=0x0) // Vertical active duration This fields configures the vertical active period measured in number of ho
  • 0x50016C64DSI_LCCR// DSI Host LTDC command configuration register

    • [0:15]CMDSIZE (def=0x0) // Command size This field configures the maximum allowed size for an LTDC write memory command, measu
  • 0x50016C68DSI_CMCR// DSI Host command mode configuration register

    • [0]TEARE (def=0x0) // Tearing effect acknowledge request enable This bit enables the tearing effect acknowledge request:
    • [1]ARE (def=0x0) // Acknowledge request enable This bit enables the acknowledge request after each packet transmission:
    • [8]GSW0TX (def=0x0) // Generic short write zero parameters transmission This bit configures the generic short write packet
    • [9]GSW1TX (def=0x0) // Generic short write one parameters transmission This bit configures the generic short write packet
    • [10]GSW2TX (def=0x0) // Generic short write two parameters transmission This bit configures the generic short write packet
    • [11]GSR0TX (def=0x0) // Generic short read zero parameters transmission This bit configures the generic short read packet w
    • [12]GSR1TX (def=0x0) // Generic short read one parameters transmission This bit configures the generic short read packet wi
    • [13]GSR2TX (def=0x0) // Generic short read two parameters transmission This bit configures the generic short read packet wi
    • [14]GLWTX (def=0x0) // Generic long write transmission This bit configures the generic long write packet command transmiss
    • [16]DSW0TX (def=0x0) // DCS short write zero parameter transmission This bit configures the DCS short write packet with zer
    • [17]DSW1TX (def=0x0) // DCS short read one parameter transmission This bit configures the DCS short read packet with one pa
    • [18]DSR0TX (def=0x0) // DCS short read zero parameter transmission This bit configures the DCS short read packet with zero
    • [19]DLWTX (def=0x0) // DCS long write transmission This bit configures the DCS long write packet command transmission type
    • [24]MRDPS (def=0x0) // Maximum read packet size This bit configures the maximum read packet size command transmission type
  • 0x50016C6CDSI_GHCR// DSI Host generic header configuration register

    • [0:5]DT (def=0x0) // Type This field configures the packet data type of the header packet.
    • [6:7]VCID (def=0x0) // Channel This field configures the virtual channel ID of the header packet.
    • [8:15]WCLSB (def=0x0) // WordCount LSB This field configures the less significant byte of the header packet word count for l
    • [16:23]WCMSB (def=0x0) // WordCount MSB This field configures the most significant byte of the header packet's word count for
  • 0x50016C70DSI_GPDR// DSI Host generic payload data register

    • [0:7]DATA1 (def=0x0) // Payload byte 1 This field indicates the byte 1 of the packet payload.
    • [8:15]DATA2 (def=0x0) // Payload byte 2 This field indicates the byte 2 of the packet payload.
    • [16:23]DATA3 (def=0x0) // Payload byte 3 This field indicates the byte 3 of the packet payload.
    • [24:31]DATA4 (def=0x0) // Payload byte 4 This field indicates the byte 4 of the packet payload.
  • 0x50016C74DSI_GPSR// DSI Host generic packet status register

    • [0]CMDFE (def=0x1) // Command FIFO empty This bit indicates the empty status of the generic command FIFO:
    • [1]CMDFF (def=0x0) // Command FIFO full This bit indicates the full status of the generic command FIFO:
    • [2]PWRFE (def=0x1) // Payload write FIFO empty This bit indicates the empty status of the generic write payload FIFO:
    • [3]PWRFF (def=0x0) // Payload write FIFO full This bit indicates the full status of the generic write payload FIFO:
    • [4]PRDFE (def=0x1) // Payload read FIFO empty This bit indicates the empty status of the generic read payload FIFO:
    • [5]PRDFF (def=0x0) // Payload read FIFO full This bit indicates the full status of the generic read payload FIFO:
    • [6]RCB (def=0x0) // Read command busy This bit is set when a read command is issued and cleared when the entire respons
    • [16]CMDBE (def=0x1) // Command buffer empty This bit indicates the empty status of the generic payload internal buffer:
    • [17]CMDBF (def=0x0) // Command buffer full This bit indicates the full status of the generic command internal buffer:
    • [18]PBE (def=0x1) // Payload buffer empty This bit indicates the empty status of the generic payload internal buffer:
    • [19]PBF (def=0x0) // Payload buffer full This bit indicates the full status of the generic payload internal buffer:
  • 0x50016C78DSI_TCCR0// DSI Host timeout counter configuration register 0

    • [0:15]LPRX_TOCNT (def=0x0) // Low-power reception timeout counter This field configures the timeout counter that triggers a low-p
    • [16:31]HSTX_TOCNT (def=0x0) // High-speed transmission timeout counter This field configures the timeout counter that triggers a h
  • 0x50016C7CDSI_TCCR1// DSI Host timeout counter configuration register 1

    • [0:15]HSRD_TOCNT (def=0x0) // High-speed read timeout counter This field sets a period for which the DSI Host keeps the link stil
  • 0x50016C80DSI_TCCR2// DSI Host timeout counter configuration register 2

    • [0:15]LPRD_TOCNT (def=0x0) // Low-power read timeout counter This field sets a period for which the DSI Host keeps the link still
  • 0x50016C84DSI_TCCR3// DSI Host timeout counter configuration register 3

    • [0:15]HSWR_TOCNT (def=0x0) // High-speed write timeout counter This field sets a period for which the DSI Host keeps the link ina
    • [24]PM (def=0x0) // Presp mode When set to 1, this bit ensures that the peripheral response timeout caused by HSWR_TOCN
  • 0x50016C88DSI_TCCR4// DSI Host timeout counter configuration register 4

    • [0:15]LPWR_TOCNT (def=0x0) // Low-power write timeout counter This field sets a period for which the DSI Host keeps the link stil
  • 0x50016C8CDSI_TCCR5// DSI Host timeout counter configuration register 5

    • [0:15]BTA_TOCNT (def=0x0) // Bus-turn-around timeout counter This field sets a period for which the DSI Host keeps the link stil
  • 0x50016C94DSI_CLCR// DSI Host clock lane configuration register

    • [0]DPCC (def=0x0) // D-PHY clock control This bit controls the D-PHY clock state:
    • [1]ACR (def=0x0) // Automatic clock lane control This bit enables the automatic mechanism to stop providing clock in th
  • 0x50016C98DSI_CLTCR// DSI Host clock lane timer configuration register

    • [0:9]LP2HS_TIME (def=0x0) // Low-power to high-speed time This field configures the maximum time that the D-PHY clock lane takes
    • [16:25]HS2LP_TIME (def=0x0) // High-speed to low-power time This field configures the maximum time that the D-PHY clock lane takes
  • 0x50016C9CDSI_DLTCR// DSI Host data lane timer configuration register

    • [0:9]LP2HS_TIME (def=0x0) // Low-power to high-speed time This field configures the maximum time that the D-PHY data lanes take
    • [16:25]HS2LP_TIME (def=0x0) // High-speed to low-power time This field configures the maximum time that the D-PHY data lanes take
  • 0x50016CA0DSI_PCTLR// DSI Host PHY control register

    • [1]DEN (def=0x0) // Digital enable When set to 0, this bit places the digital section of the D-PHY in the reset state
    • [2]CKE (def=0x0) // Clock enable This bit enables the D-PHY clock lane module:
  • 0x50016CA4DSI_PCONFR// DSI Host PHY configuration register

    • [0:1]NL (def=0x1) // Number of lanes This field configures the number of active data lanes: Others: Reserved
    • [8:15]SW_TIME (def=0x0) // Stop wait time This field configures the minimum wait period to request a high-speed transmission a
  • 0x50016CA8DSI_PUCR// DSI Host PHY ULPS control register

    • [0]URCL (def=0x0) // ULPS request on clock lane ULPS mode request on clock lane.
    • [1]UECL (def=0x0) // ULPS exit on clock lane ULPS mode exit on clock lane.
    • [2]URDL (def=0x0) // ULPS request on data lane ULPS mode request on all active data lanes.
    • [3]UEDL (def=0x0) // ULPS exit on data lane ULPS mode exit on all active data lanes.
  • 0x50016CACDSI_PTTCR// DSI Host PHY TX triggers configuration register

    • [0:3]TX_TRIG (def=0x0) // Transmission trigger Escape mode transmit trigger 0-3. Only one bit of TX_TRIG is asserted at any g
  • 0x50016CB0DSI_PSR// DSI Host PHY status register

    • [1]PD (def=0x0) // PHY direction This bit indicates the status of phydirection D-PHY signal.
    • [2]PSSC (def=0x0) // PHY stop state clock lane This bit indicates the status of phystopstateclklane D-PHY signal.
    • [3]UANC (def=0x1) // ULPS active not clock lane This bit indicates the status of ulpsactivenotclklane D-PHY signal.
    • [4]PSS0 (def=0x0) // PHY stop state lane 0 This bit indicates the status of phystopstate0lane D-PHY signal.
    • [5]UAN0 (def=0x1) // ULPS active not lane 1 This bit indicates the status of ulpsactivenot0lane D-PHY signal.
    • [6]RUE0 (def=0x0) // RX ULPS escape lane 0 This bit indicates the status of rxulpsesc0lane D-PHY signal.
    • [7]PSS1 (def=0x0) // PHY stop state lane 1 This bit indicates the status of phystopstate1lane D-PHY signal.
    • [8]UAN1 (def=0x1) // ULPS active not lane 1 This bit indicates the status of ulpsactivenot1lane D-PHY signal.
  • 0x50016CBCDSI_ISR0// DSI Host interrupt and status register 0

    • [0]AE0 (def=0x0) // Acknowledge error 0 This bit retrieves the SoT error from the acknowledge error report.
    • [1]AE1 (def=0x0) // Acknowledge error 1 This bit retrieves the SoT sync error from the acknowledge error report.
    • [2]AE2 (def=0x0) // Acknowledge error 2 This bit retrieves the EoT sync error from the acknowledge error report.
    • [3]AE3 (def=0x0) // Acknowledge error 3 This bit retrieves the escape mode entry command error from the acknowledge err
    • [4]AE4 (def=0x0) // Acknowledge error 4 This bit retrieves the LP transmit sync error from the acknowledge error report
    • [5]AE5 (def=0x0) // Acknowledge error 5 This bit retrieves the peripheral timeout error from the acknowledge error repo
    • [6]AE6 (def=0x0) // Acknowledge error 6 This bit retrieves the false control error from the acknowledge error report.
    • [7]AE7 (def=0x0) // Acknowledge error 7 This bit retrieves the reserved (specific to the device) from the acknowledge e
    • [8]AE8 (def=0x0) // Acknowledge error 8 This bit retrieves the ECC error, single-bit (detected and corrected) from the
    • [9]AE9 (def=0x0) // Acknowledge error 9 This bit retrieves the ECC error, multi-bit (detected, not corrected) from the
    • [10]AE10 (def=0x0) // Acknowledge error 10 This bit retrieves the checksum error (long packet only) from the acknowledge
    • [11]AE11 (def=0x0) // Acknowledge error 11 This bit retrieves the not recognized DSI data type from the acknowledge error
    • [12]AE12 (def=0x0) // Acknowledge error 12 This bit retrieves the DSI VC ID Invalid from the acknowledge error report.
    • [13]AE13 (def=0x0) // Acknowledge error 13 This bit retrieves the invalid transmission length from the acknowledge error
    • [14]AE14 (def=0x0) // Acknowledge error 14 This bit retrieves the reserved (specific to the device) from the acknowledge
    • [15]AE15 (def=0x0) // Acknowledge error 15 This bit retrieves the DSI protocol violation from the acknowledge error repor
    • [16]PE0 (def=0x0) // PHY error 0 This bit indicates the ErrEsc escape entry error from lane 0.
    • [17]PE1 (def=0x0) // PHY error 1 This bit indicates the ErrSyncEsc low-power transmission synchronization error from lan
    • [18]PE2 (def=0x0) // PHY error 2 This bit indicates the ErrControl error from lane 0.
    • [19]PE3 (def=0x0) // PHY error 3 This bit indicates the LP0 contention error ErrContentionLP0 from lane 0.
    • [20]PE4 (def=0x0) // PHY error 4 This bit indicates the LP1 contention error ErrContentionLP1 from lane 0.
  • 0x50016CC0DSI_ISR1// DSI Host interrupt and status register 1

    • [0]TOHSTX (def=0x0) // Timeout high-speed transmission This bit indicates that the high-speed transmission timeout counter
    • [1]TOLPRX (def=0x0) // Timeout low-power reception This bit indicates that the low-power reception timeout counter reached
    • [2]ECCSE (def=0x0) // ECC single-bit error This bit indicates that the ECC single error is detected and corrected in a re
    • [3]ECCME (def=0x0) // ECC multi-bit error This bit indicates that the ECC multiple error is detected in a received packet
    • [4]CRCE (def=0x0) // CRC error This bit indicates that the CRC error is detected in the received packet payload.
    • [5]PSE (def=0x0) // Packet size error This bit indicates that the packet size error is detected during the packet recep
    • [6]EOTPE (def=0x0) // EoTp error This bit indicates that the EoTp packet is not received at the end of the incoming perip
    • [7]LPWRE (def=0x0) // LTDC payload write error This bit indicates that during a DPI pixel line storage, the payload FIFO
    • [8]GCWRE (def=0x0) // Generic command write error This bit indicates that the system tried to write a command through the
    • [9]GPWRE (def=0x0) // Generic payload write error This bit indicates that the system tried to write a payload data throug
    • [10]GPTXE (def=0x0) // Generic payload transmit error This bit indicates that during a generic interface packet build, the
    • [11]GPRDE (def=0x0) // Generic payload read error This bit indicates that during a DCS read data, the payload FIFO becomes
    • [12]GPRXE (def=0x0) // Generic payload receive error This bit indicates that during a generic interface packet read back,
    • [19]PBUE (def=0x0) // Payload buffer underflow error This bit indicates that underflow has occurred when reading payload
  • 0x50016CC4DSI_IER0// DSI Host interrupt enable register 0

    • [0]AE0IE (def=0x0) // Acknowledge error 0 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [1]AE1IE (def=0x0) // Acknowledge error 1 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [2]AE2IE (def=0x0) // Acknowledge error 2 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [3]AE3IE (def=0x0) // Acknowledge error 3 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [4]AE4IE (def=0x0) // Acknowledge error 4 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [5]AE5IE (def=0x0) // Acknowledge error 5 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [6]AE6IE (def=0x0) // Acknowledge error 6 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [7]AE7IE (def=0x0) // Acknowledge error 7 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [8]AE8IE (def=0x0) // Acknowledge error 8 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [9]AE9IE (def=0x0) // Acknowledge error 9 interrupt enable This bit enables the interrupt generation on acknowledge error
    • [10]AE10IE (def=0x0) // Acknowledge error 10 interrupt enable This bit enables the interrupt generation on acknowledge erro
    • [11]AE11IE (def=0x0) // Acknowledge error 11 interrupt enable This bit enables the interrupt generation on acknowledge erro
    • [12]AE12IE (def=0x0) // Acknowledge error 12 interrupt enable This bit enables the interrupt generation on acknowledge erro
    • [13]AE13IE (def=0x0) // Acknowledge error 13 interrupt enable This bit enables the interrupt generation on acknowledge erro
    • [14]AE14IE (def=0x0) // Acknowledge error 14 interrupt enable This bit enables the interrupt generation on acknowledge erro
    • [15]AE15IE (def=0x0) // Acknowledge error 15 interrupt enable This bit enables the interrupt generation on acknowledge erro
    • [16]PE0IE (def=0x0) // PHY error 0 interrupt enable This bit enables the interrupt generation on PHY error 0.
    • [17]PE1IE (def=0x0) // PHY error 1 interrupt enable This bit enables the interrupt generation on PHY error 1.
    • [18]PE2IE (def=0x0) // PHY error 2 interrupt enable This bit enables the interrupt generation on PHY error 2.
    • [19]PE3IE (def=0x0) // PHY error 3 interrupt enable This bit enables the interrupt generation on PHY error 4.
    • [20]PE4IE (def=0x0) // PHY error 4 interrupt enable This bit enables the interrupt generation on PHY error 4.
  • 0x50016CC8DSI_IER1// DSI Host interrupt enable register 1

    • [0]TOHSTXIE (def=0x0) // Timeout high-speed transmission interrupt enable This bit enables the interrupt generation on timeo
    • [1]TOLPRXIE (def=0x0) // Timeout low-power reception interrupt enable This bit enables the interrupt generation on timeout l
    • [2]ECCSEIE (def=0x0) // ECC single-bit error interrupt enable This bit enables the interrupt generation on ECC single-bit e
    • [3]ECCMEIE (def=0x0) // ECC multi-bit error interrupt enable This bit enables the interrupt generation on ECC multi-bit err
    • [4]CRCEIE (def=0x0) // CRC error interrupt enable This bit enables the interrupt generation on CRC error.
    • [5]PSEIE (def=0x0) // Packet size error interrupt enable This bit enables the interrupt generation on packet size error.
    • [6]EOTPEIE (def=0x0) // EoTp error interrupt enable This bit enables the interrupt generation on EoTp error.
    • [7]LPWREIE (def=0x0) // LTDC payload write error interrupt enable This bit enables the interrupt generation on LTDC payload
    • [8]GCWREIE (def=0x0) // Generic command write error interrupt enable This bit enables the interrupt generation on generic c
    • [9]GPWREIE (def=0x0) // Generic payload write error interrupt enable This bit enables the interrupt generation on generic p
    • [10]GPTXEIE (def=0x0) // Generic payload transmit error interrupt enable This bit enables the interrupt generation on generi
    • [11]GPRDEIE (def=0x0) // Generic payload read error interrupt enable This bit enables the interrupt generation on generic pa
    • [12]GPRXEIE (def=0x0) // Generic payload receive error interrupt enable This bit enables the interrupt generation on generic
    • [19]PBUEIE (def=0x0) // Payload buffer underflow error interrupt enable This bit enables the interrupt generation on payloa
  • 0x50016CD8DSI_FIR0// DSI Host force interrupt register 0

    • [0]FAE0 (def=0x0) // Force acknowledge error 0 Writing one to this bit forces an acknowledge error 0.
    • [1]FAE1 (def=0x0) // Force acknowledge error 1 Writing one to this bit forces an acknowledge error 1.
    • [2]FAE2 (def=0x0) // Force acknowledge error 2 Writing one to this bit forces an acknowledge error 2.
    • [3]FAE3 (def=0x0) // Force acknowledge error 3 Writing one to this bit forces an acknowledge error 3.
    • [4]FAE4 (def=0x0) // Force acknowledge error 4 Writing one to this bit forces an acknowledge error 4.
    • [5]FAE5 (def=0x0) // Force acknowledge error 5 Writing one to this bit forces an acknowledge error 5.
    • [6]FAE6 (def=0x0) // Force acknowledge error 6 Writing one to this bit forces an acknowledge error 6.
    • [7]FAE7 (def=0x0) // Force acknowledge error 7 Writing one to this bit forces an acknowledge error 7.
    • [8]FAE8 (def=0x0) // Force acknowledge error 8 Writing one to this bit forces an acknowledge error 8.
    • [9]FAE9 (def=0x0) // Force acknowledge error 9 Writing one to this bit forces an acknowledge error 9.
    • [10]FAE10 (def=0x0) // Force acknowledge error 10 Writing one to this bit forces an acknowledge error 10.
    • [11]FAE11 (def=0x0) // Force acknowledge error 11 Writing one to this bit forces an acknowledge error 11.
    • [12]FAE12 (def=0x0) // Force acknowledge error 12 Writing one to this bit forces an acknowledge error 12.
    • [13]FAE13 (def=0x0) // Force acknowledge error 13 Writing one to this bit forces an acknowledge error 13.
    • [14]FAE14 (def=0x0) // Force acknowledge error 14 Writing one to this bit forces an acknowledge error 14.
    • [15]FAE15 (def=0x0) // Force acknowledge error 15 Writing one to this bit forces an acknowledge error 15.
    • [16]FPE0 (def=0x0) // Force PHY error 0 Writing one to this bit forces a PHY error 0.
    • [17]FPE1 (def=0x0) // Force PHY error 1 Writing one to this bit forces a PHY error 1.
    • [18]FPE2 (def=0x0) // Force PHY error 2 Writing one to this bit forces a PHY error 2.
    • [19]FPE3 (def=0x0) // Force PHY error 3 Writing one to this bit forces a PHY error 3.
    • [20]FPE4 (def=0x0) // Force PHY error 4 Writing one to this bit forces a PHY error 4.
  • 0x50016CDCDSI_FIR1// DSI Host force interrupt register 1

    • [0]FTOHSTX (def=0x0) // Force timeout high-speed transmission Writing one to this bit forces a timeout high-speed transmiss
    • [1]FTOLPRX (def=0x0) // Force timeout low-power reception Writing one to this bit forces a timeout low-power reception.
    • [2]FECCSE (def=0x0) // Force ECC single-bit error Writing one to this bit forces a ECC single-bit error.
    • [3]FECCME (def=0x0) // Force ECC multi-bit error Writing one to this bit forces a ECC multi-bit error.
    • [4]FCRCE (def=0x0) // Force CRC error Writing one to this bit forces a CRC error.
    • [5]FPSE (def=0x0) // Force packet size error Writing one to this bit forces a packet size error.
    • [6]FEOTPE (def=0x0) // Force EoTp error Writing one to this bit forces a EoTp error.
    • [7]FLPWRE (def=0x0) // Force LTDC payload write error Writing one to this bit forces a LTDC payload write error.
    • [8]FGCWRE (def=0x0) // Force generic command write error Writing one to this bit forces a generic command write error.
    • [9]FGPWRE (def=0x0) // Force generic payload write error Writing one to this bit forces a generic payload write error.
    • [10]FGPTXE (def=0x0) // Force generic payload transmit error Writing one to this bit forces a generic payload transmit erro
    • [11]FGPRDE (def=0x0) // Force generic payload read error Writing one to this bit forces a generic payload read error.
    • [12]FGPRXE (def=0x0) // Force generic payload receive error Writing one to this bit forces a generic payload receive error.
    • [19]FPBUE (def=0x0) // Force payload buffer underflow error Writing one to this bit forces a payload undrflow error.
  • 0x50016CF4DSI_DLTRCR// DSI Host data lane timer read configuration register

    • [0:14]MRD_TIME (def=0x0) // Maximum read time This field configures the maximum time required to perform a read command in lane
  • 0x50016D00DSI_VSCR// DSI Host video shadow control register

    • [0]EN (def=0x0) // Enable When set to 1, DSI Host LTDC interface receives the active configuration from the auxiliary
    • [8]UR (def=0x0) // Update register When set to 1, the LTDC registers are copied to the auxiliary registers. After copy
  • 0x50016D0CDSI_LCVCIDR// DSI Host LTDC current VCID register

    • [0:1]VCID (def=0x0) // Virtual channel ID This field returns the virtual channel ID for the LTDC interface.
  • 0x50016D10DSI_LCCCR// DSI Host LTDC current color coding register

    • [0:3]COLC (def=0x0) // Color coding This field returns the current LTDC interface color coding. 0110-1111: reserved If LTD
    • [8]LPE (def=0x0) // Loosely packed enable This bit returns the current state of the loosely packed variant to 18-bit co
  • 0x50016D18DSI_LPMCCR// DSI Host low-power mode current configuration register

    • [0:7]VLPSIZE (def=0x0) // VACT largest packet size This field returns the current size, in bytes, of the largest packet that
    • [16:23]LPSIZE (def=0x0) // Largest packet size This field is returns the current size, in bytes, of the largest packet that ca
  • 0x50016D38DSI_VMCCR// DSI Host video mode current configuration register

    • [0:1]VMT (def=0x0) // Video mode type This field returns the current video mode transmission type: 1x: Burst mode
    • [2]LPVSAE (def=0x0) // Low-power vertical sync time enable This bit returns the current state of return to low-power insid
    • [3]LPVBPE (def=0x0) // Low-power vertical back-porch enable This bit returns the current state of return to low-power insi
    • [4]LPVFPE (def=0x0) // Low-power vertical front-porch enable This bit returns the current state of return to low-power ins
    • [5]LPVAE (def=0x0) // Low-power vertical active enable This bit returns the current state of return to low-power inside t
    • [6]LPHBPE (def=0x0) // Low-power horizontal back-porch enable This bit returns the current state of return to low-power in
    • [7]LPHFE (def=0x0) // Low-power horizontal front-porch enable This bit returns the current state of return to low-power i
    • [8]FBTAAE (def=0x0) // Frame BTA acknowledge enable This bit returns the current state of request for an acknowledge respo
    • [9]LPCE (def=0x0) // Low-power command enable This bit returns the current command transmission state in low-power mode.
  • 0x50016D3CDSI_VPCCR// DSI Host video packet current configuration register

    • [0:13]VPSIZE (def=0x0) // Video packet size This field returns the number of pixels in a single video packet.
  • 0x50016D40DSI_VCCCR// DSI Host video chunks current configuration register

    • [0:12]NUMC (def=0x0) // Number of chunks This field returns the number of chunks being transmitted during a line period.
  • 0x50016D44DSI_VNPCCR// DSI Host video null packet current configuration register

    • [0:12]NPSIZE (def=0x0) // Null packet size This field returns the number of bytes inside a null packet.
  • 0x50016D48DSI_VHSACCR// DSI Host video HSA current configuration register

    • [0:11]HSA (def=0x0) // Horizontal synchronism active duration This fields returns the horizontal synchronism active period
  • 0x50016D4CDSI_VHBPCCR// DSI Host video HBP current configuration register

    • [0:11]HBP (def=0x0) // Horizontal back-porch duration This field returns the horizontal back-porch period in lane byte clo
  • 0x50016D50DSI_VLCCR// DSI Host video line current configuration register

    • [0:14]HLINE (def=0x0) // Horizontal line duration This field returns the current total of the horizontal line period (HSA+HB
  • 0x50016D54DSI_VVSACCR// DSI Host video VSA current configuration register

    • [0:9]VSA (def=0x0) // Vertical synchronism active duration This field returns the current vertical synchronism active per
  • 0x50016D58DSI_VVBPCCR// DSI Host video VBP current configuration register

    • [0:9]VBP (def=0x0) // Vertical back-porch duration This field returns the current vertical back-porch period measured in
  • 0x50016D5CDSI_VVFPCCR// DSI Host video VFP current configuration register

    • [0:9]VFP (def=0x0) // Vertical front-porch duration This field returns the current vertical front-porch period measured i
  • 0x50016D60DSI_VVACCR// DSI Host video VA current configuration register

    • [0:13]VA (def=0x0) // Vertical active duration This field returns the current vertical active period measured in number o
  • 0x50016D68DSI_FBSR// DSI Host FIFO and buffer status register

    • [0]VCWFE (def=0x1) // Video mode command write FIFO empty This bit indicates the empty status of the video mode write com
    • [1]VCWFF (def=0x0) // Video mode command write FIFO full This bit indicates the full status of the video mode write comma
    • [2]VPWFE (def=0x1) // Video mode payload write FIFO empty This bit indicates the empty status of the video mode write pay
    • [3]VPWFF (def=0x0) // Video mode payload write FIFO full This bit indicates the full status of the video mode write paylo
    • [4]ACWFE (def=0x1) // Adapted command mode command write FIFO empty This bit indicates the empty status of the adapted co
    • [5]ACWFF (def=0x0) // Adapted command mode command write FIFO full This bit indicates the full status of the adapted comm
    • [6]APWFE (def=0x0) // Adapted command mode payload write FIFO empty This bit indicates the empty status of the adapted co
    • [7]APWFF (def=0x0) // Adapted command mode payload write FIFO full This bit indicates the full status of the adapted comm
    • [16]VPBE (def=0x1) // Video mode payload buffer empty This bit indicates the empty status of the video mode payload inter
    • [17]VPBF (def=0x0) // Video mode payload buffer full This bit indicates the full status of the video mode payload interna
    • [20]ACBE (def=0x0) // Adapted command mode command buffer empty This bit indicates the empty status of the adapted comman
    • [21]ACBF (def=0x0) // Adapted command mode command buffer full This bit indicates the full status of the adapted command
    • [22]APBE (def=0x0) // Adapted command mode payload buffer empty This bit indicates the empty status of the adapted comman
    • [23]APBF (def=0x0) // Adapted command mode payload buffer full This bit indicates the full status of the adapted command
  • 0x50017000DSI_WCFGR// DSI Wrapper configuration register

    • [0]DSIM (def=0x0) // DSI mode This bit selects the mode for the video transmission. This bit must only be changed when D
    • [1:3]COLMUX (def=0x0) // Color multiplexing This bit selects the color multiplexing used by DSI Host. This field must only b
    • [4]TESRC (def=0x0) // TE source This bit selects the tearing effect (TE) source. This bit must only be changed when DSI H
    • [5]TEPOL (def=0x0) // TE polarity This bit selects the polarity of the external pin tearing effect (TE) source. This bit
    • [6]AR (def=0x0) // Automatic refresh This bit selects the refresh mode in DBI mode. This bit must only be changed when
    • [7]VSPOL (def=0x0) // VSync polarity This bit selects the VSync edge on which the LTDC is halted. This bit must only be c
  • 0x50017004DSI_WCR// DSI Wrapper control register

    • [0]COLM (def=0x0) // Color mode This bit controls the display color mode in video mode.
    • [1]SHTDN (def=0x0) // Shutdown This bit controls the display shutdown in video mode.
    • [2]LTDCEN (def=0x0) // LTDC enable This bit enables the LTDC for a frame transfer in adapted command mode.
    • [3]DSIEN (def=0x0) // DSI enable This bit enables the DSI Wrapper.
  • 0x50017008DSI_WIER// DSI Wrapper interrupt enable register

    • [0]TEIE (def=0x0) // Tearing effect interrupt enable This bit enables the tearing effect interrupt.
    • [1]ERIE (def=0x0) // End of refresh interrupt enable This bit enables the end of refresh interrupt.
    • [9]PLLLIE (def=0x0) // PLL lock interrupt enable This bit enables the PLL lock interrupt.
    • [10]PLLUIE (def=0x0) // PLL unlock interrupt enable This bit enables the PLL unlock interrupt.
  • 0x5001700CDSI_WISR// DSI Wrapper interrupt and status register

    • [0]TEIF (def=0x0) // Tearing effect interrupt flag This bit is set when a tearing effect event occurs.
    • [1]ERIF (def=0x0) // End of refresh interrupt flag This bit is set when the transfer of a frame in adapted command mode
    • [2]BUSY (def=0x0) // Busy flag This bit is set when the transfer of a frame in adapted command mode is ongoing.
    • [8]PLLLS (def=0x0) // PLL lock status This bit is set when the PLL is locked and cleared when it is unlocked.
    • [9]PLLLIF (def=0x0) // PLL lock interrupt flag This bit is set when the PLL becomes locked.
    • [10]PLLUIF (def=0x0) // PLL unlock interrupt flag This bit is set when the PLL becomes unlocked.
  • 0x50017010DSI_WIFCR// DSI Wrapper interrupt flag clear register

    • [0]CTEIF (def=0x0) // Clear tearing effect interrupt flag Write 1 clears the TEIF flag in the DSI_WSR register.
    • [1]CERIF (def=0x0) // Clear end of refresh interrupt flag Write 1 clears the ERIF flag in the DSI_WSR register.
    • [9]CPLLLIF (def=0x0) // Clear PLL lock interrupt flag Write 1 clears the PLLLIF flag in the DSI_WSR register.
    • [10]CPLLUIF (def=0x0) // Clear PLL unlock interrupt flag Write 1 clears the PLLUIF flag in the DSI_WSR register.
  • 0x50017018DSI_WPCR0// DSI Wrapper PHY configuration register 0

    • [6]SWCL (def=0x0) // Swap clock lane pins This bit swaps the pins on clock lane.
    • [7]SWDL0 (def=0x0) // Swap data lane 0 pins This bit swaps the pins on data lane 0.
    • [8]SWDL1 (def=0x0) // Swap data lane 1 pins This bit swaps the pins on clock lane.
    • [12]FTXSMCL (def=0x0) // Force in TX Stop mode the clock lane This bit forces the clock lane in TX stop mode. It is used to
    • [13]FTXSMDL (def=0x0) // Force in TX Stop mode the data lanes This bit forces the data lanes in TX stop mode. It is used to
  • 0x50017030DSI_WRPCR// DSI Wrapper regulator and PLL control register

    • [0]PLLEN (def=0x0) // PLL enable This bit enables the D-PHY PLL.
    • [2:10]NDIV (def=0x0) // PLL loop division factor This field configures the PLL loop division factor. 2: PLL loop divided by
    • [11:19]IDF (def=0x0) // PLL input division factor This field configures the PLL input division factor. 2: PLL input divided
    • [20:28]ODF (def=0x0) // PLL output division factor This field configures the PLL output division factor. 2: PLL output divi
  • 0x50017408DSI_BCFGR// DSI bias configuration register

    • [6]PWRUP (def=0x0) // Power-up This bit powers-up the reference bias for the MIPI D-PHY
  • 0x50017804DSI_DPCBCR// DSI D-PHY clock band control register

    • [3:7]BC (def=0x0) // Band control This field selects the frequency band used by the D-PHY. Others: Reserved
  • 0x50017834DSI_DPCSRCR// DSI D-PHY clock skew rate control register

    • [0:7]SRC (def=0x0) // Slew rate control This field selects the slew rate for HS-TX speed. Others: Reserved
  • 0x50017870DSI_DPDL0BCR// DSI D-PHY data lane 0 band control register

    • [0:4]BC (def=0x0) // Band control This field selects the frequency band used by the D-PHY. Others: Reserved
  • 0x500178A0DSI_DPDL0SRCR// DSI D-PHY data lane 0 skew rate control register

    • [0:7]SRC (def=0x0) // Slew rate control This field selects the slew rate for HS-TX speed. Others: Reserved
  • 0x50017908DSI_DPDL1BCR// DSI D-PHY data lane 1 band control register

    • [0:4]BC (def=0x0) // Band control This field selects the frequency band used by the D-PHY. Others: Reserved
  • 0x50017938DSI_DPDL1SRCR// DSI D-PHY data lane 1 skew rate control register

    • [0:7]SRC (def=0x0) // Slew rate control This field selects the slew rate for HS-TX speed. Others: Reserved
• 0x46022000EXTI// External interrupt/event controller

  • 0x46022000EXTI_RTSR1// EXTI rising trigger selection register

    • [0]RT0 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [1]RT1 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [2]RT2 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [3]RT3 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [4]RT4 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [5]RT5 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [6]RT6 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [7]RT7 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [8]RT8 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [9]RT9 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [10]RT10 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [11]RT11 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [12]RT12 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [13]RT13 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [14]RT14 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [15]RT15 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [16]RT16 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [17]RT17 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [18]RT18 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [19]RT19 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [20]RT20 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [21]RT21 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [22]RT22 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [23]RT23 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [24]RT24 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [25]RT25 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
  • 0x46022004EXTI_FTSR1// EXTI falling trigger selection register

    • [0]FT0 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [1]FT1 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [2]FT2 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [3]FT3 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [4]FT4 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [5]FT5 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [6]FT6 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [7]FT7 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [8]FT8 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [9]FT9 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [10]FT10 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [11]FT11 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [12]FT12 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [13]FT13 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [14]FT14 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [15]FT15 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [16]FT16 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [17]FT17 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [18]FT18 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [19]FT19 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [20]FT20 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [21]FT21 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [22]FT22 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [23]FT23 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [24]FT24 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [25]FT25 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
  • 0x46022008EXTI_SWIER1// EXTI software interrupt event register

    • [0]SWI0 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [1]SWI1 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [2]SWI2 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [3]SWI3 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [4]SWI4 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [5]SWI5 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [6]SWI6 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [7]SWI7 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [8]SWI8 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [9]SWI9 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [10]SWI10 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [11]SWI11 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [12]SWI12 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [13]SWI13 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [14]SWI14 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [15]SWI15 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [16]SWI16 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [17]SWI17 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [18]SWI18 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [19]SWI19 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [20]SWI20 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [21]SWI21 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [22]SWI22 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [23]SWI23 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [24]SWI24 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [25]SWI25 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
  • 0x4602200CEXTI_RPR1// EXTI rising edge pending register

    • [0]RPIF0 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [1]RPIF1 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [2]RPIF2 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [3]RPIF3 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [4]RPIF4 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [5]RPIF5 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [6]RPIF6 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [7]RPIF7 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [8]RPIF8 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [9]RPIF9 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [10]RPIF10 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [11]RPIF11 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [12]RPIF12 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [13]RPIF13 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [14]RPIF14 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [15]RPIF15 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [16]RPIF16 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [17]RPIF17 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [18]RPIF18 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [19]RPIF19 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [20]RPIF20 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [21]RPIF21 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [22]RPIF22 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [23]RPIF23 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [24]RPIF24 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [25]RPIF25 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
  • 0x46022010EXTI_FPR1// EXTI falling edge pending register

    • [0]FPIF0 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [1]FPIF1 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [2]FPIF2 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [3]FPIF3 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [4]FPIF4 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [5]FPIF5 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [6]FPIF6 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [7]FPIF7 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [8]FPIF8 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [9]FPIF9 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [10]FPIF10 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [11]FPIF11 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [12]FPIF12 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [13]FPIF13 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [14]FPIF14 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [15]FPIF15 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [16]FPIF16 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [17]FPIF17 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [18]FPIF18 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [19]FPIF19 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [20]FPIF20 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [21]FPIF21 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [22]FPIF22 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [23]FPIF23 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [24]FPIF24 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [25]FPIF25 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
  • 0x46022014EXTI_SECCFGR1// EXTI security configuration register

    • [0]SEC0 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [1]SEC1 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [2]SEC2 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [3]SEC3 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [4]SEC4 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [5]SEC5 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [6]SEC6 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [7]SEC7 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [8]SEC8 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [9]SEC9 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [10]SEC10 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [11]SEC11 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [12]SEC12 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [13]SEC13 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [14]SEC14 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [15]SEC15 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [16]SEC16 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [17]SEC17 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [18]SEC18 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [19]SEC19 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [20]SEC20 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [21]SEC21 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [22]SEC22 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [23]SEC23 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [24]SEC24 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [25]SEC25 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
  • 0x46022018EXTI_PRIVCFGR1// EXTI privilege configuration register

    • [0]PRIV0 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [1]PRIV1 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [2]PRIV2 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [3]PRIV3 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [4]PRIV4 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [5]PRIV5 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [6]PRIV6 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [7]PRIV7 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [8]PRIV8 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [9]PRIV9 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [10]PRIV10 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [11]PRIV11 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [12]PRIV12 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [13]PRIV13 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [14]PRIV14 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [15]PRIV15 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [16]PRIV16 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [17]PRIV17 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [18]PRIV18 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [19]PRIV19 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [20]PRIV20 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [21]PRIV21 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [22]PRIV22 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [23]PRIV23 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [24]PRIV24 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [25]PRIV25 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
  • 0x46022060EXTI_EXTICR1// EXTI external interrupt selection register

    • [0:7]EXTI0 (def=0x0) // EXTIm GPIO port selection
    • [8:15]EXTI1 (def=0x0) // EXTIm+1 GPIO port selection
    • [16:23]EXTI2 (def=0x0) // EXTIm+2 GPIO port selection
    • [24:31]EXTI3 (def=0x0) // EXTIm+3 GPIO port selection
  • 0x46022064EXTI_EXTICR2// EXTI external interrupt selection register

    • [0:7]EXTI4 (def=0x0) // EXTIm GPIO port selection
    • [8:15]EXTI5 (def=0x0) // EXTIm+1 GPIO port selection
    • [16:23]EXTI6 (def=0x0) // EXTIm+2 GPIO port selection
    • [24:31]EXTI7 (def=0x0) // EXTIm+3 GPIO port selection
  • 0x46022068EXTI_EXTICR3// EXTI external interrupt selection register

    • [0:7]EXTI8 (def=0x0) // EXTIm GPIO port selection
    • [8:15]EXTI9 (def=0x0) // EXTIm+1 GPIO port selection
    • [16:23]EXTI10 (def=0x0) // EXTIm+2 GPIO port selection
    • [24:31]EXTI11 (def=0x0) // EXTIm+3 GPIO port selection
  • 0x4602206CEXTI_EXTICR4// EXTI external interrupt selection register

    • [0:7]EXTI12 (def=0x0) // EXTIm GPIO port selection
    • [8:15]EXTI13 (def=0x0) // EXTIm+1 GPIO port selection
    • [16:23]EXTI14 (def=0x0) // EXTIm+2 GPIO port selection
    • [24:31]EXTI15 (def=0x0) // EXTIm+3 GPIO port selection
  • 0x46022070EXTI_LOCKR// EXTI lock register

    • [0]LOCK (def=0x0) // Global security and privilege configuration registers (EXTI_SECCFGR and EXTI_PRIVCFGR) lock This bi
  • 0x46022080EXTI_IMR1// EXTI CPU wake-up with interrupt mask register

    • [0]IM0 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [1]IM1 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [2]IM2 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [3]IM3 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [4]IM4 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [5]IM5 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [6]IM6 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [7]IM7 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [8]IM8 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [9]IM9 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [10]IM10 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [11]IM11 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [12]IM12 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [13]IM13 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [14]IM14 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [15]IM15 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [16]IM16 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [17]IM17 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [18]IM18 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [19]IM19 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [20]IM20 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [21]IM21 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [22]IM22 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [23]IM23 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [24]IM24 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [25]IM25 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
  • 0x46022084EXTI_EMR1// EXTI CPU wake-up with event mask register

    • [0]EM0 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [1]EM1 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [2]EM2 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [3]EM3 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [4]EM4 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [5]EM5 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [6]EM6 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [7]EM7 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [8]EM8 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [9]EM9 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [10]EM10 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [11]EM11 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [12]EM12 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [13]EM13 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [14]EM14 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [15]EM15 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [16]EM16 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [17]EM17 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [18]EM18 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [19]EM19 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [20]EM20 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [21]EM21 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [22]EM22 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [23]EM23 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [24]EM24 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [25]EM25 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
  interrupts:
  • [1] PVD_PVM // Power voltage monitor/Analog voltage monitor
  • [9] EXTI0 // EXTI line0 interrupt
  • [10] EXTI1 // EXTI line1 interrupt
  • [11] EXTI2 // EXTI line2 interrupt
  • [12] EXTI3 // EXTI line3 interrupt
  • [13] EXTI4 // EXTI line4 interrupt
  • [14] EXTI5 // EXTI line5 interrupt
  • [15] EXTI6 // EXTI line6 interrupt
  • [1] EXTI7 // EXTI line7 interrupt
  • [1] EXTI8 // EXTI line8 interrupt
  • [16] EXTI9 // EXTI line9 interrupt
  • [17] EXTI10 // EXTI line10 interrupt
  • [18] EXTI11 // EXTI line11 interrupt
  • [19] EXTI12 // EXTI line12 interrupt
  • [20] EXTI13 // EXTI line13 interrupt
  • [21] EXTI14 // EXTI line14 interrupt
  • [22] EXTI15 // EXTI line15 interrupt
  • [95] FPU // Floating point interrupt
  • [125] LSECSSD // LSECSSD interrupt
  • [132] GPU2D_IRQ // GPU2D interrupt
  • [133] GPU2D_IRQSYS // GPU2D system interrupt
• 0x56022000SEC_EXTI//

  • 0x56022000EXTI_RTSR1// EXTI rising trigger selection register

    • [0]RT0 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [1]RT1 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [2]RT2 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [3]RT3 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [4]RT4 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [5]RT5 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [6]RT6 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [7]RT7 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [8]RT8 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [9]RT9 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [10]RT10 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [11]RT11 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [12]RT12 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [13]RT13 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [14]RT14 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [15]RT15 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [16]RT16 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [17]RT17 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [18]RT18 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [19]RT19 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [20]RT20 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [21]RT21 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [22]RT22 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [23]RT23 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [24]RT24 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
    • [25]RT25 (def=0x0) // Rising trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is disa
  • 0x56022004EXTI_FTSR1// EXTI falling trigger selection register

    • [0]FT0 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [1]FT1 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [2]FT2 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [3]FT3 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [4]FT4 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [5]FT5 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [6]FT6 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [7]FT7 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [8]FT8 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [9]FT9 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [10]FT10 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [11]FT11 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [12]FT12 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [13]FT13 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [14]FT14 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [15]FT15 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [16]FT16 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [17]FT17 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [18]FT18 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [19]FT19 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [20]FT20 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [21]FT21 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [22]FT22 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [23]FT23 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [24]FT24 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
    • [25]FT25 (def=0x0) // Falling trigger event configuration bit of configurable event input x When EXTI_SECCFGR.SECx is dis
  • 0x56022008EXTI_SWIER1// EXTI software interrupt event register

    • [0]SWI0 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [1]SWI1 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [2]SWI2 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [3]SWI3 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [4]SWI4 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [5]SWI5 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [6]SWI6 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [7]SWI7 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [8]SWI8 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [9]SWI9 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [10]SWI10 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [11]SWI11 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [12]SWI12 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [13]SWI13 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [14]SWI14 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [15]SWI15 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [16]SWI16 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [17]SWI17 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [18]SWI18 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [19]SWI19 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [20]SWI20 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [21]SWI21 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [22]SWI22 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [23]SWI23 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [24]SWI24 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
    • [25]SWI25 (def=0x0) // Software interrupt on event x When EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-sec
  • 0x5602200CEXTI_RPR1// EXTI rising edge pending register

    • [0]RPIF0 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [1]RPIF1 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [2]RPIF2 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [3]RPIF3 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [4]RPIF4 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [5]RPIF5 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [6]RPIF6 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [7]RPIF7 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [8]RPIF8 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [9]RPIF9 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [10]RPIF10 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [11]RPIF11 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [12]RPIF12 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [13]RPIF13 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [14]RPIF14 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [15]RPIF15 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [16]RPIF16 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [17]RPIF17 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [18]RPIF18 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [19]RPIF19 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [20]RPIF20 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [21]RPIF21 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [22]RPIF22 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [23]RPIF23 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [24]RPIF24 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
    • [25]RPIF25 (def=0x0) // configurable event inputs x rising edge pending bit When EXTI_SECCFGR.SECx is disabled, RPIFx can b
  • 0x56022010EXTI_FPR1// EXTI falling edge pending register

    • [0]FPIF0 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [1]FPIF1 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [2]FPIF2 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [3]FPIF3 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [4]FPIF4 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [5]FPIF5 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [6]FPIF6 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [7]FPIF7 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [8]FPIF8 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [9]FPIF9 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [10]FPIF10 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [11]FPIF11 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [12]FPIF12 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [13]FPIF13 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [14]FPIF14 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [15]FPIF15 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [16]FPIF16 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [17]FPIF17 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [18]FPIF18 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [19]FPIF19 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [20]FPIF20 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [21]FPIF21 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [22]FPIF22 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [23]FPIF23 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [24]FPIF24 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
    • [25]FPIF25 (def=0x0) // configurable event inputs x falling edge pending bit When EXTI_SECCFGR.SECx is disabled, FPIFx can
  • 0x56022014EXTI_SECCFGR1// EXTI security configuration register

    • [0]SEC0 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [1]SEC1 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [2]SEC2 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [3]SEC3 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [4]SEC4 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [5]SEC5 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [6]SEC6 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [7]SEC7 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [8]SEC8 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [9]SEC9 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [10]SEC10 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [11]SEC11 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [12]SEC12 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [13]SEC13 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [14]SEC14 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [15]SEC15 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [16]SEC16 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [17]SEC17 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [18]SEC18 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [19]SEC19 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [20]SEC20 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [21]SEC21 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [22]SEC22 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [23]SEC23 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [24]SEC24 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
    • [25]SEC25 (def=0x0) // Security enable on event input x When EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with pr
  • 0x56022018EXTI_PRIVCFGR1// EXTI privilege configuration register

    • [0]PRIV0 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [1]PRIV1 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [2]PRIV2 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [3]PRIV3 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [4]PRIV4 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [5]PRIV5 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [6]PRIV6 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [7]PRIV7 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [8]PRIV8 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [9]PRIV9 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [10]PRIV10 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [11]PRIV11 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [12]PRIV12 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [13]PRIV13 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [14]PRIV14 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [15]PRIV15 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [16]PRIV16 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [17]PRIV17 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [18]PRIV18 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [19]PRIV19 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [20]PRIV20 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [21]PRIV21 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [22]PRIV22 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [23]PRIV23 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [24]PRIV24 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
    • [25]PRIV25 (def=0x0) // Security enable on event input x When EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with sec
  • 0x56022060EXTI_EXTICR1// EXTI external interrupt selection register

    • [0:7]EXTI0 (def=0x0) // EXTIm GPIO port selection
    • [8:15]EXTI1 (def=0x0) // EXTIm+1 GPIO port selection
    • [16:23]EXTI2 (def=0x0) // EXTIm+2 GPIO port selection
    • [24:31]EXTI3 (def=0x0) // EXTIm+3 GPIO port selection
  • 0x56022064EXTI_EXTICR2// EXTI external interrupt selection register

    • [0:7]EXTI4 (def=0x0) // EXTIm GPIO port selection
    • [8:15]EXTI5 (def=0x0) // EXTIm+1 GPIO port selection
    • [16:23]EXTI6 (def=0x0) // EXTIm+2 GPIO port selection
    • [24:31]EXTI7 (def=0x0) // EXTIm+3 GPIO port selection
  • 0x56022068EXTI_EXTICR3// EXTI external interrupt selection register

    • [0:7]EXTI8 (def=0x0) // EXTIm GPIO port selection
    • [8:15]EXTI9 (def=0x0) // EXTIm+1 GPIO port selection
    • [16:23]EXTI10 (def=0x0) // EXTIm+2 GPIO port selection
    • [24:31]EXTI11 (def=0x0) // EXTIm+3 GPIO port selection
  • 0x5602206CEXTI_EXTICR4// EXTI external interrupt selection register

    • [0:7]EXTI12 (def=0x0) // EXTIm GPIO port selection
    • [8:15]EXTI13 (def=0x0) // EXTIm+1 GPIO port selection
    • [16:23]EXTI14 (def=0x0) // EXTIm+2 GPIO port selection
    • [24:31]EXTI15 (def=0x0) // EXTIm+3 GPIO port selection
  • 0x56022070EXTI_LOCKR// EXTI lock register

    • [0]LOCK (def=0x0) // Global security and privilege configuration registers (EXTI_SECCFGR and EXTI_PRIVCFGR) lock This bi
  • 0x56022080EXTI_IMR1// EXTI CPU wake-up with interrupt mask register

    • [0]IM0 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [1]IM1 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [2]IM2 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [3]IM3 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [4]IM4 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [5]IM5 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [6]IM6 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [7]IM7 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [8]IM8 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [9]IM9 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [10]IM10 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [11]IM11 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [12]IM12 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [13]IM13 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [14]IM14 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [15]IM15 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [16]IM16 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [17]IM17 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [18]IM18 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [19]IM19 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [20]IM20 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [21]IM21 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [22]IM22 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [23]IM23 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [24]IM24 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
    • [25]IM25 (def=0x0) // CPU wake-up with interrupt mask on event input x When EXTI_SECCFGR.SECx is disabled, IMx can be acc
  • 0x56022084EXTI_EMR1// EXTI CPU wake-up with event mask register

    • [0]EM0 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [1]EM1 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [2]EM2 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [3]EM3 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [4]EM4 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [5]EM5 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [6]EM6 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [7]EM7 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [8]EM8 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [9]EM9 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [10]EM10 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [11]EM11 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [12]EM12 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [13]EM13 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [14]EM14 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [15]EM15 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [16]EM16 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [17]EM17 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [18]EM18 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [19]EM19 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [20]EM20 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [21]EM21 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [22]EM22 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [23]EM23 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [24]EM24 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
    • [25]EM25 (def=0x0) // CPU wake-up with event generation mask on event input x When EXTI_SECCFGR.SECx is disabled, EMx can
• 0x4000AC00FDCAN1_RAM// FDCAN1_RAM

  • 0x4000AC00FDCAN_CREL// FDCAN Core Release Register

    • [28:31]REL (def=0x3) // Core release
    • [24:27]STEP (def=0x2) // Step of Core release
    • [20:23]SUBSTEP (def=0x1) // Sub-step of Core release
    • [16:19]YEAR (def=0x4) // Timestamp Year
    • [8:15]MON (def=0x12) // Timestamp Month
    • [0:7]DAY (def=0x18) // Timestamp Day
  • 0x4000AC04FDCAN_ENDN// FDCAN endian register

    • [0:31]ETV (def=0x87654321) // Endiannes Test Value
  • 0x4000AC0CFDCAN_DBTP// FDCAN Data Bit Timing and Prescaler Register

    • [0:3]DSJW (def=0x3) // Synchronization Jump Width
    • [4:7]DTSEG2 (def=0x3) // Data time segment after sample point
    • [8:12]DTSEG1 (def=0xA) // Data time segment after sample point
    • [16:20]DBRP (def=0x0) // Data BIt Rate Prescaler
    • [23]TDC (def=0x0) // Transceiver Delay Compensation
  • 0x4000AC10FDCAN_TEST// FDCAN Test Register

    • [4]LBCK (def=0x0) // Loop Back mode
    • [5:6]TX (def=0x0) // Loop Back mode
    • [7]RX (def=0x0) // Control of Transmit Pin
  • 0x4000AC14FDCAN_RWD// FDCAN RAM Watchdog Register

    • [8:15]WDV (def=0x0) // Watchdog value
    • [0:7]WDC (def=0x0) // Watchdog configuration
  • 0x4000AC18FDCAN_CCCR// FDCAN CC Control Register

    • [0]INIT (def=0x1) // Initialization
    • [1]CCE (def=0x0) // Configuration Change Enable
    • [2]ASM (def=0x0) // ASM Restricted Operation Mode
    • [3]CSA (def=0x0) // Clock Stop Acknowledge
    • [4]CSR (def=0x0) // Clock Stop Request
    • [5]MON (def=0x0) // Bus Monitoring Mode
    • [6]DAR (def=0x0) // Disable Automatic Retransmission
    • [7]TEST (def=0x0) // Test Mode Enable
    • [8]FDOE (def=0x0) // FD Operation Enable
    • [9]BRSE (def=0x0) // FDCAN Bit Rate Switching
    • [12]PXHD (def=0x0) // Protocol Exception Handling Disable
    • [13]EFBI (def=0x0) // Edge Filtering during Bus Integration
    • [14]TXP (def=0x0) // TXP
    • [15]NISO (def=0x0) // Non ISO Operation
  • 0x4000AC1CFDCAN_NBTP// FDCAN Nominal Bit Timing and Prescaler Register

    • [25:31]NSJW (def=0x3) // Nominal (Re)Synchronization Jump Width
    • [16:24]NBRP (def=0x0) // Bit Rate Prescaler
    • [8:15]NTSEG1 (def=0xA) // Nominal Time segment before sample point
    • [0:6]NTSEG2 (def=0x3) // Nominal Time segment after sample point
  • 0x4000AC20FDCAN_TSCC// FDCAN Timestamp Counter Configuration Register

    • [16:19]TCP (def=0x0) // Timestamp Counter Prescaler
    • [0:1]TSS (def=0x0) // Timestamp Select
  • 0x4000AC24FDCAN_TSCV// FDCAN Timestamp Counter Value Register

    • [0:15]TSC (def=0x0) // Timestamp Counter
  • 0x4000AC28FDCAN_TOCC// FDCAN Timeout Counter Configuration Register

    • [0]ETOC (def=0x0) // Enable Timeout Counter
    • [1:2]TOS (def=0x0) // Timeout Select
    • [16:31]TOP (def=0xFFFF) // Timeout Period
  • 0x4000AC2CFDCAN_TOCV// FDCAN Timeout Counter Value Register

    • [0:15]TOC (def=0xFFFF) // Timeout Counter
  • 0x4000AC40FDCAN_ECR// FDCAN Error Counter Register

    • [16:23]CEL (def=0x0) // AN Error Logging
    • [15]RP (def=0x0) // Receive Error Passive
    • [8:14]REC (def=0x0) // Receive Error Counter
    • [0:7]TEC (def=0x0) // Transmit Error Counter
  • 0x4000AC44FDCAN_PSR// FDCAN Protocol Status Register

    • [0:2]LEC (def=0x7) // Last Error Code
    • [3:4]ACT (def=0x0) // Activity
    • [5]EP (def=0x0) // Error Passive
    • [6]EW (def=0x0) // Warning Status
    • [7]BO (def=0x0) // Bus_Off Status
    • [8:10]DLEC (def=0x7) // Data Last Error Code
    • [11]RESI (def=0x0) // ESI flag of last received FDCAN Message
    • [12]RBRS (def=0x0) // BRS flag of last received FDCAN Message
    • [13]REDL (def=0x0) // Received FDCAN Message
    • [14]PXE (def=0x0) // Protocol Exception Event
    • [16:22]TDCV (def=0x0) // Transmitter Delay Compensation Value
  • 0x4000AC48FDCAN_TDCR// FDCAN Transmitter Delay Compensation Register

    • [0:6]TDCF (def=0x0) // Transmitter Delay Compensation Filter Window Length
    • [8:14]TDCO (def=0x0) // Transmitter Delay Compensation Offset
  • 0x4000AC50FDCAN_IR// FDCAN Interrupt Register

    • [0]RF0N (def=0x0) // RF0N
    • [1]RF0F (def=0x0) // RF0F
    • [2]RF0L (def=0x0) // RF0L
    • [3]RF1N (def=0x0) // RF1N
    • [4]RF1F (def=0x0) // RF1F
    • [5]RF1L (def=0x0) // RF1L
    • [6]HPM (def=0x0) // HPM
    • [7]TC (def=0x0) // TC
    • [8]TCF (def=0x0) // TCF
    • [9]TFE (def=0x0) // TFE
    • [10]TEFN (def=0x0) // TEFN
    • [11]TEFF (def=0x0) // TEFF
    • [12]TEFL (def=0x0) // TEFL
    • [13]TSW (def=0x0) // TSW
    • [14]MRAF (def=0x0) // MRAF
    • [15]TOO (def=0x0) // TOO
    • [16]ELO (def=0x0) // ELO
    • [17]EP (def=0x0) // EP
    • [18]EW (def=0x0) // EW
    • [19]BO (def=0x0) // BO
    • [20]WDI (def=0x0) // WDI
    • [21]PEA (def=0x0) // PEA
    • [22]PED (def=0x0) // PED
    • [23]ARA (def=0x0) // ARA
  • 0x4000AC54FDCAN_IE// FDCAN Interrupt Enable Register

    • [0]RF0NE (def=0x0) // Rx FIFO 0 New Message Enable
    • [1]RF0FE (def=0x0) // Rx FIFO 0 Full Enable
    • [2]RF0LE (def=0x0) // Rx FIFO 0 Message Lost Enable
    • [3]RF1NE (def=0x0) // Rx FIFO 1 New Message Enable
    • [4]RF1FE (def=0x0) // Rx FIFO 1 Watermark Reached Enable
    • [5]RF1LE (def=0x0) // Rx FIFO 1 Message Lost Enable
    • [6]HPME (def=0x0) // High Priority Message Enable
    • [7]TCE (def=0x0) // Transmission Completed Enable
    • [8]TCFE (def=0x0) // Transmission Cancellation Finished Enable
    • [9]TEFE (def=0x0) // Tx FIFO Empty Enable
    • [10]TEFNE (def=0x0) // Tx Event FIFO New Entry Enable
    • [11]TEFFE (def=0x0) // Tx Event FIFO Full Enable
    • [12]TEFLE (def=0x0) // Tx Event FIFO Element Lost Enable
    • [13]TSWE (def=0x0) // TSWE
    • [14]MRAFE (def=0x0) // Message RAM Access Failure Enable
    • [15]TOOE (def=0x0) // Timeout Occurred Enable
    • [16]ELOE (def=0x0) // Error Logging Overflow Enable
    • [17]EPE (def=0x0) // Error Passive Enable
    • [18]EWE (def=0x0) // Warning Status Enable
    • [19]BOE (def=0x0) // Bus_Off Status Enable
    • [20]WDIE (def=0x0) // Watchdog Interrupt Enable
    • [21]PEAE (def=0x0) // Protocol Error in Arbitration Phase Enable
    • [22]PEDE (def=0x0) // Protocol Error in Data Phase Enable
    • [23]ARAE (def=0x0) // Access to Reserved Address Enable
  • 0x4000AC58FDCAN_ILS// FDCAN Interrupt Line Select Register

    • [0]RxFIFO0 (def=0x0) // RxFIFO0
    • [1]RxFIFO1 (def=0x0) // RxFIFO1
    • [2]SMSG (def=0x0) // SMSG
    • [3]TFERR (def=0x0) // TFERR
    • [4]MISC (def=0x0) // MISC
    • [5]BERR (def=0x0) // BERR
    • [6]PERR (def=0x0) // PERR
  • 0x4000AC5CFDCAN_ILE// FDCAN Interrupt Line Enable Register

    • [0]EINT0 (def=0x0) // Enable Interrupt Line 0
    • [1]EINT1 (def=0x0) // Enable Interrupt Line 1
  • 0x4000AC80FDCAN_RXGFC// FDCAN Global Filter Configuration Register

    • [0]RRFE (def=0x0) // Reject Remote Frames Extended
    • [1]RRFS (def=0x0) // Reject Remote Frames Standard
    • [2:3]ANFE (def=0x0) // Accept Non-matching Frames Extended
    • [4:5]ANFS (def=0x0) // Accept Non-matching Frames Standard
    • [8]F1OM (def=0x0) // F1OM
    • [9]F0OM (def=0x0) // F0OM
    • [16:20]LSS (def=0x0) // LSS
    • [24:27]LSE (def=0x0) // LSE
  • 0x4000AC84FDCAN_XIDAM// FDCAN Extended ID and Mask Register

    • [0:28]EIDM (def=0x1FFFFFFF) // Extended ID Mask
  • 0x4000AC88FDCAN_HPMS// FDCAN High Priority Message Status Register

    • [0:2]BIDX (def=0x0) // Buffer Index
    • [6:7]MSI (def=0x0) // Message Storage Indicator
    • [8:12]FIDX (def=0x0) // Filter Index
    • [15]FLST (def=0x0) // Filter List
  • 0x4000AC90FDCAN_RXF0S// FDCAN Rx FIFO 0 Status Register

    • [0:3]F0FL (def=0x0) // Rx FIFO 0 Fill Level
    • [8:9]F0GI (def=0x0) // Rx FIFO 0 Get Index
    • [16:17]F0PI (def=0x0) // Rx FIFO 0 Put Index
    • [24]F0F (def=0x0) // Rx FIFO 0 Full
    • [25]RF0L (def=0x0) // Rx FIFO 0 Message Lost
  • 0x4000AC94FDCAN_RXF0A// CAN Rx FIFO 0 Acknowledge Register

    • [0:2]F0AI (def=0x0) // Rx FIFO 0 Acknowledge Index
  • 0x4000AC98FDCAN_RXF1S// FDCAN Rx FIFO 1 Status Register

    • [0:3]F1FL (def=0x0) // Rx FIFO 1 Fill Level
    • [8:9]F1GI (def=0x0) // Rx FIFO 1 Get Index
    • [16:17]F1PI (def=0x0) // Rx FIFO 1 Put Index
    • [24]F1F (def=0x0) // Rx FIFO 1 Full
    • [25]RF1L (def=0x0) // Rx FIFO 1 Message Lost
  • 0x4000AC9CFDCAN_RXF1A// FDCAN Rx FIFO 1 Acknowledge Register

    • [0:2]F1AI (def=0x0) // Rx FIFO 1 Acknowledge Index
  • 0x4000ACC0FDCAN_TXBC// FDCAN Tx buffer configuration register

    • [24]TFQM (def=0x0) // Tx FIFO/Queue Mode
  • 0x4000ACC4FDCAN_TXFQS// FDCAN Tx FIFO/Queue Status Register

    • [0:2]TFFL (def=0x3) // Tx FIFO Free Level
    • [8:9]TFGI (def=0x0) // TFGI
    • [16:17]TFQPI (def=0x0) // Tx FIFO/Queue Put Index
    • [21]TFQF (def=0x0) // Tx FIFO/Queue Full
  • 0x4000ACC8FDCAN_TXBRP// FDCAN Tx Buffer Request Pending Register

    • [0:2]TRP (def=0x0) // Transmission Request Pending
  • 0x4000ACCCFDCAN_TXBAR// FDCAN Tx Buffer Add Request Register

    • [0:2]AR (def=0x0) // Add Request
  • 0x4000ACD0FDCAN_TXBCR// FDCAN Tx Buffer Cancellation Request Register

    • [0:2]CR (def=0x0) // Cancellation Request
  • 0x4000ACD4FDCAN_TXBTO// FDCAN Tx Buffer Transmission Occurred Register

    • [0:2]TO (def=0x0) // Transmission Occurred.
  • 0x4000ACD8FDCAN_TXBCF// FDCAN Tx Buffer Cancellation Finished Register

    • [0:2]CF (def=0x0) // Cancellation Finished
  • 0x4000ACDCFDCAN_TXBTIE// FDCAN Tx Buffer Transmission Interrupt Enable Register

    • [0:2]TIE (def=0x0) // Transmission Interrupt Enable
  • 0x4000ACE0FDCAN_TXBCIE// FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register

    • [0:2]CFIE (def=0x0) // Cancellation Finished Interrupt Enable
  • 0x4000ACE4FDCAN_TXEFS// FDCAN Tx Event FIFO Status Register

    • [0:2]EFFL (def=0x0) // Event FIFO Fill Level
    • [8:9]EFGI (def=0x0) // Event FIFO Get Index.
    • [16:17]EFPI (def=0x0) // Event FIFO Put Index
    • [24]EFF (def=0x0) // Event FIFO Full.
    • [25]TEFL (def=0x0) // Tx Event FIFO Element Lost.
  • 0x4000ACE8FDCAN_TXEFA// FDCAN Tx Event FIFO Acknowledge Register

    • [0:1]EFAI (def=0x0) // Event FIFO Acknowledge Index
  • 0x4000AD00FDCAN_CKDIV// FDCAN CFG clock divider register

    • [0:3]PDIV (def=0x0) // PDIV
  interrupts:
  • [3] FDCAN1_IT0 // FDCAN1 Interrupt 0
  • [32] FDCAN1_IT1 // FDCAN1 Interrupt 1
• 0x5000AC00SEC_FDCAN1_RAM//

  • 0x5000AC00FDCAN_CREL// FDCAN Core Release Register

    • [28:31]REL (def=0x3) // Core release
    • [24:27]STEP (def=0x2) // Step of Core release
    • [20:23]SUBSTEP (def=0x1) // Sub-step of Core release
    • [16:19]YEAR (def=0x4) // Timestamp Year
    • [8:15]MON (def=0x12) // Timestamp Month
    • [0:7]DAY (def=0x18) // Timestamp Day
  • 0x5000AC04FDCAN_ENDN// FDCAN endian register

    • [0:31]ETV (def=0x87654321) // Endiannes Test Value
  • 0x5000AC0CFDCAN_DBTP// FDCAN Data Bit Timing and Prescaler Register

    • [0:3]DSJW (def=0x3) // Synchronization Jump Width
    • [4:7]DTSEG2 (def=0x3) // Data time segment after sample point
    • [8:12]DTSEG1 (def=0xA) // Data time segment after sample point
    • [16:20]DBRP (def=0x0) // Data BIt Rate Prescaler
    • [23]TDC (def=0x0) // Transceiver Delay Compensation
  • 0x5000AC10FDCAN_TEST// FDCAN Test Register

    • [4]LBCK (def=0x0) // Loop Back mode
    • [5:6]TX (def=0x0) // Loop Back mode
    • [7]RX (def=0x0) // Control of Transmit Pin
  • 0x5000AC14FDCAN_RWD// FDCAN RAM Watchdog Register

    • [8:15]WDV (def=0x0) // Watchdog value
    • [0:7]WDC (def=0x0) // Watchdog configuration
  • 0x5000AC18FDCAN_CCCR// FDCAN CC Control Register

    • [0]INIT (def=0x1) // Initialization
    • [1]CCE (def=0x0) // Configuration Change Enable
    • [2]ASM (def=0x0) // ASM Restricted Operation Mode
    • [3]CSA (def=0x0) // Clock Stop Acknowledge
    • [4]CSR (def=0x0) // Clock Stop Request
    • [5]MON (def=0x0) // Bus Monitoring Mode
    • [6]DAR (def=0x0) // Disable Automatic Retransmission
    • [7]TEST (def=0x0) // Test Mode Enable
    • [8]FDOE (def=0x0) // FD Operation Enable
    • [9]BRSE (def=0x0) // FDCAN Bit Rate Switching
    • [12]PXHD (def=0x0) // Protocol Exception Handling Disable
    • [13]EFBI (def=0x0) // Edge Filtering during Bus Integration
    • [14]TXP (def=0x0) // TXP
    • [15]NISO (def=0x0) // Non ISO Operation
  • 0x5000AC1CFDCAN_NBTP// FDCAN Nominal Bit Timing and Prescaler Register

    • [25:31]NSJW (def=0x3) // Nominal (Re)Synchronization Jump Width
    • [16:24]NBRP (def=0x0) // Bit Rate Prescaler
    • [8:15]NTSEG1 (def=0xA) // Nominal Time segment before sample point
    • [0:6]NTSEG2 (def=0x3) // Nominal Time segment after sample point
  • 0x5000AC20FDCAN_TSCC// FDCAN Timestamp Counter Configuration Register

    • [16:19]TCP (def=0x0) // Timestamp Counter Prescaler
    • [0:1]TSS (def=0x0) // Timestamp Select
  • 0x5000AC24FDCAN_TSCV// FDCAN Timestamp Counter Value Register

    • [0:15]TSC (def=0x0) // Timestamp Counter
  • 0x5000AC28FDCAN_TOCC// FDCAN Timeout Counter Configuration Register

    • [0]ETOC (def=0x0) // Enable Timeout Counter
    • [1:2]TOS (def=0x0) // Timeout Select
    • [16:31]TOP (def=0xFFFF) // Timeout Period
  • 0x5000AC2CFDCAN_TOCV// FDCAN Timeout Counter Value Register

    • [0:15]TOC (def=0xFFFF) // Timeout Counter
  • 0x5000AC40FDCAN_ECR// FDCAN Error Counter Register

    • [16:23]CEL (def=0x0) // AN Error Logging
    • [15]RP (def=0x0) // Receive Error Passive
    • [8:14]REC (def=0x0) // Receive Error Counter
    • [0:7]TEC (def=0x0) // Transmit Error Counter
  • 0x5000AC44FDCAN_PSR// FDCAN Protocol Status Register

    • [0:2]LEC (def=0x7) // Last Error Code
    • [3:4]ACT (def=0x0) // Activity
    • [5]EP (def=0x0) // Error Passive
    • [6]EW (def=0x0) // Warning Status
    • [7]BO (def=0x0) // Bus_Off Status
    • [8:10]DLEC (def=0x7) // Data Last Error Code
    • [11]RESI (def=0x0) // ESI flag of last received FDCAN Message
    • [12]RBRS (def=0x0) // BRS flag of last received FDCAN Message
    • [13]REDL (def=0x0) // Received FDCAN Message
    • [14]PXE (def=0x0) // Protocol Exception Event
    • [16:22]TDCV (def=0x0) // Transmitter Delay Compensation Value
  • 0x5000AC48FDCAN_TDCR// FDCAN Transmitter Delay Compensation Register

    • [0:6]TDCF (def=0x0) // Transmitter Delay Compensation Filter Window Length
    • [8:14]TDCO (def=0x0) // Transmitter Delay Compensation Offset
  • 0x5000AC50FDCAN_IR// FDCAN Interrupt Register

    • [0]RF0N (def=0x0) // RF0N
    • [1]RF0F (def=0x0) // RF0F
    • [2]RF0L (def=0x0) // RF0L
    • [3]RF1N (def=0x0) // RF1N
    • [4]RF1F (def=0x0) // RF1F
    • [5]RF1L (def=0x0) // RF1L
    • [6]HPM (def=0x0) // HPM
    • [7]TC (def=0x0) // TC
    • [8]TCF (def=0x0) // TCF
    • [9]TFE (def=0x0) // TFE
    • [10]TEFN (def=0x0) // TEFN
    • [11]TEFF (def=0x0) // TEFF
    • [12]TEFL (def=0x0) // TEFL
    • [13]TSW (def=0x0) // TSW
    • [14]MRAF (def=0x0) // MRAF
    • [15]TOO (def=0x0) // TOO
    • [16]ELO (def=0x0) // ELO
    • [17]EP (def=0x0) // EP
    • [18]EW (def=0x0) // EW
    • [19]BO (def=0x0) // BO
    • [20]WDI (def=0x0) // WDI
    • [21]PEA (def=0x0) // PEA
    • [22]PED (def=0x0) // PED
    • [23]ARA (def=0x0) // ARA
  • 0x5000AC54FDCAN_IE// FDCAN Interrupt Enable Register

    • [0]RF0NE (def=0x0) // Rx FIFO 0 New Message Enable
    • [1]RF0FE (def=0x0) // Rx FIFO 0 Full Enable
    • [2]RF0LE (def=0x0) // Rx FIFO 0 Message Lost Enable
    • [3]RF1NE (def=0x0) // Rx FIFO 1 New Message Enable
    • [4]RF1FE (def=0x0) // Rx FIFO 1 Watermark Reached Enable
    • [5]RF1LE (def=0x0) // Rx FIFO 1 Message Lost Enable
    • [6]HPME (def=0x0) // High Priority Message Enable
    • [7]TCE (def=0x0) // Transmission Completed Enable
    • [8]TCFE (def=0x0) // Transmission Cancellation Finished Enable
    • [9]TEFE (def=0x0) // Tx FIFO Empty Enable
    • [10]TEFNE (def=0x0) // Tx Event FIFO New Entry Enable
    • [11]TEFFE (def=0x0) // Tx Event FIFO Full Enable
    • [12]TEFLE (def=0x0) // Tx Event FIFO Element Lost Enable
    • [13]TSWE (def=0x0) // TSWE
    • [14]MRAFE (def=0x0) // Message RAM Access Failure Enable
    • [15]TOOE (def=0x0) // Timeout Occurred Enable
    • [16]ELOE (def=0x0) // Error Logging Overflow Enable
    • [17]EPE (def=0x0) // Error Passive Enable
    • [18]EWE (def=0x0) // Warning Status Enable
    • [19]BOE (def=0x0) // Bus_Off Status Enable
    • [20]WDIE (def=0x0) // Watchdog Interrupt Enable
    • [21]PEAE (def=0x0) // Protocol Error in Arbitration Phase Enable
    • [22]PEDE (def=0x0) // Protocol Error in Data Phase Enable
    • [23]ARAE (def=0x0) // Access to Reserved Address Enable
  • 0x5000AC58FDCAN_ILS// FDCAN Interrupt Line Select Register

    • [0]RxFIFO0 (def=0x0) // RxFIFO0
    • [1]RxFIFO1 (def=0x0) // RxFIFO1
    • [2]SMSG (def=0x0) // SMSG
    • [3]TFERR (def=0x0) // TFERR
    • [4]MISC (def=0x0) // MISC
    • [5]BERR (def=0x0) // BERR
    • [6]PERR (def=0x0) // PERR
  • 0x5000AC5CFDCAN_ILE// FDCAN Interrupt Line Enable Register

    • [0]EINT0 (def=0x0) // Enable Interrupt Line 0
    • [1]EINT1 (def=0x0) // Enable Interrupt Line 1
  • 0x5000AC80FDCAN_RXGFC// FDCAN Global Filter Configuration Register

    • [0]RRFE (def=0x0) // Reject Remote Frames Extended
    • [1]RRFS (def=0x0) // Reject Remote Frames Standard
    • [2:3]ANFE (def=0x0) // Accept Non-matching Frames Extended
    • [4:5]ANFS (def=0x0) // Accept Non-matching Frames Standard
    • [8]F1OM (def=0x0) // F1OM
    • [9]F0OM (def=0x0) // F0OM
    • [16:20]LSS (def=0x0) // LSS
    • [24:27]LSE (def=0x0) // LSE
  • 0x5000AC84FDCAN_XIDAM// FDCAN Extended ID and Mask Register

    • [0:28]EIDM (def=0x1FFFFFFF) // Extended ID Mask
  • 0x5000AC88FDCAN_HPMS// FDCAN High Priority Message Status Register

    • [0:2]BIDX (def=0x0) // Buffer Index
    • [6:7]MSI (def=0x0) // Message Storage Indicator
    • [8:12]FIDX (def=0x0) // Filter Index
    • [15]FLST (def=0x0) // Filter List
  • 0x5000AC90FDCAN_RXF0S// FDCAN Rx FIFO 0 Status Register

    • [0:3]F0FL (def=0x0) // Rx FIFO 0 Fill Level
    • [8:9]F0GI (def=0x0) // Rx FIFO 0 Get Index
    • [16:17]F0PI (def=0x0) // Rx FIFO 0 Put Index
    • [24]F0F (def=0x0) // Rx FIFO 0 Full
    • [25]RF0L (def=0x0) // Rx FIFO 0 Message Lost
  • 0x5000AC94FDCAN_RXF0A// CAN Rx FIFO 0 Acknowledge Register

    • [0:2]F0AI (def=0x0) // Rx FIFO 0 Acknowledge Index
  • 0x5000AC98FDCAN_RXF1S// FDCAN Rx FIFO 1 Status Register

    • [0:3]F1FL (def=0x0) // Rx FIFO 1 Fill Level
    • [8:9]F1GI (def=0x0) // Rx FIFO 1 Get Index
    • [16:17]F1PI (def=0x0) // Rx FIFO 1 Put Index
    • [24]F1F (def=0x0) // Rx FIFO 1 Full
    • [25]RF1L (def=0x0) // Rx FIFO 1 Message Lost
  • 0x5000AC9CFDCAN_RXF1A// FDCAN Rx FIFO 1 Acknowledge Register

    • [0:2]F1AI (def=0x0) // Rx FIFO 1 Acknowledge Index
  • 0x5000ACC0FDCAN_TXBC// FDCAN Tx buffer configuration register

    • [24]TFQM (def=0x0) // Tx FIFO/Queue Mode
  • 0x5000ACC4FDCAN_TXFQS// FDCAN Tx FIFO/Queue Status Register

    • [0:2]TFFL (def=0x3) // Tx FIFO Free Level
    • [8:9]TFGI (def=0x0) // TFGI
    • [16:17]TFQPI (def=0x0) // Tx FIFO/Queue Put Index
    • [21]TFQF (def=0x0) // Tx FIFO/Queue Full
  • 0x5000ACC8FDCAN_TXBRP// FDCAN Tx Buffer Request Pending Register

    • [0:2]TRP (def=0x0) // Transmission Request Pending
  • 0x5000ACCCFDCAN_TXBAR// FDCAN Tx Buffer Add Request Register

    • [0:2]AR (def=0x0) // Add Request
  • 0x5000ACD0FDCAN_TXBCR// FDCAN Tx Buffer Cancellation Request Register

    • [0:2]CR (def=0x0) // Cancellation Request
  • 0x5000ACD4FDCAN_TXBTO// FDCAN Tx Buffer Transmission Occurred Register

    • [0:2]TO (def=0x0) // Transmission Occurred.
  • 0x5000ACD8FDCAN_TXBCF// FDCAN Tx Buffer Cancellation Finished Register

    • [0:2]CF (def=0x0) // Cancellation Finished
  • 0x5000ACDCFDCAN_TXBTIE// FDCAN Tx Buffer Transmission Interrupt Enable Register

    • [0:2]TIE (def=0x0) // Transmission Interrupt Enable
  • 0x5000ACE0FDCAN_TXBCIE// FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register

    • [0:2]CFIE (def=0x0) // Cancellation Finished Interrupt Enable
  • 0x5000ACE4FDCAN_TXEFS// FDCAN Tx Event FIFO Status Register

    • [0:2]EFFL (def=0x0) // Event FIFO Fill Level
    • [8:9]EFGI (def=0x0) // Event FIFO Get Index.
    • [16:17]EFPI (def=0x0) // Event FIFO Put Index
    • [24]EFF (def=0x0) // Event FIFO Full.
    • [25]TEFL (def=0x0) // Tx Event FIFO Element Lost.
  • 0x5000ACE8FDCAN_TXEFA// FDCAN Tx Event FIFO Acknowledge Register

    • [0:1]EFAI (def=0x0) // Event FIFO Acknowledge Index
  • 0x5000AD00FDCAN_CKDIV// FDCAN CFG clock divider register

    • [0:3]PDIV (def=0x0) // PDIV
• 0x4000A400FDCAN1//

  • 0x4000A400FDCAN_CREL// FDCAN Core Release Register

    • [28:31]REL (def=0x3) // Core release
    • [24:27]STEP (def=0x2) // Step of Core release
    • [20:23]SUBSTEP (def=0x1) // Sub-step of Core release
    • [16:19]YEAR (def=0x4) // Timestamp Year
    • [8:15]MON (def=0x12) // Timestamp Month
    • [0:7]DAY (def=0x18) // Timestamp Day
  • 0x4000A404FDCAN_ENDN// FDCAN endian register

    • [0:31]ETV (def=0x87654321) // Endiannes Test Value
  • 0x4000A40CFDCAN_DBTP// FDCAN Data Bit Timing and Prescaler Register

    • [0:3]DSJW (def=0x3) // Synchronization Jump Width
    • [4:7]DTSEG2 (def=0x3) // Data time segment after sample point
    • [8:12]DTSEG1 (def=0xA) // Data time segment after sample point
    • [16:20]DBRP (def=0x0) // Data BIt Rate Prescaler
    • [23]TDC (def=0x0) // Transceiver Delay Compensation
  • 0x4000A410FDCAN_TEST// FDCAN Test Register

    • [4]LBCK (def=0x0) // Loop Back mode
    • [5:6]TX (def=0x0) // Loop Back mode
    • [7]RX (def=0x0) // Control of Transmit Pin
  • 0x4000A414FDCAN_RWD// FDCAN RAM Watchdog Register

    • [8:15]WDV (def=0x0) // Watchdog value
    • [0:7]WDC (def=0x0) // Watchdog configuration
  • 0x4000A418FDCAN_CCCR// FDCAN CC Control Register

    • [0]INIT (def=0x1) // Initialization
    • [1]CCE (def=0x0) // Configuration Change Enable
    • [2]ASM (def=0x0) // ASM Restricted Operation Mode
    • [3]CSA (def=0x0) // Clock Stop Acknowledge
    • [4]CSR (def=0x0) // Clock Stop Request
    • [5]MON (def=0x0) // Bus Monitoring Mode
    • [6]DAR (def=0x0) // Disable Automatic Retransmission
    • [7]TEST (def=0x0) // Test Mode Enable
    • [8]FDOE (def=0x0) // FD Operation Enable
    • [9]BRSE (def=0x0) // FDCAN Bit Rate Switching
    • [12]PXHD (def=0x0) // Protocol Exception Handling Disable
    • [13]EFBI (def=0x0) // Edge Filtering during Bus Integration
    • [14]TXP (def=0x0) // TXP
    • [15]NISO (def=0x0) // Non ISO Operation
  • 0x4000A41CFDCAN_NBTP// FDCAN Nominal Bit Timing and Prescaler Register

    • [25:31]NSJW (def=0x3) // Nominal (Re)Synchronization Jump Width
    • [16:24]NBRP (def=0x0) // Bit Rate Prescaler
    • [8:15]NTSEG1 (def=0xA) // Nominal Time segment before sample point
    • [0:6]NTSEG2 (def=0x3) // Nominal Time segment after sample point
  • 0x4000A420FDCAN_TSCC// FDCAN Timestamp Counter Configuration Register

    • [16:19]TCP (def=0x0) // Timestamp Counter Prescaler
    • [0:1]TSS (def=0x0) // Timestamp Select
  • 0x4000A424FDCAN_TSCV// FDCAN Timestamp Counter Value Register

    • [0:15]TSC (def=0x0) // Timestamp Counter
  • 0x4000A428FDCAN_TOCC// FDCAN Timeout Counter Configuration Register

    • [0]ETOC (def=0x0) // Enable Timeout Counter
    • [1:2]TOS (def=0x0) // Timeout Select
    • [16:31]TOP (def=0xFFFF) // Timeout Period
  • 0x4000A42CFDCAN_TOCV// FDCAN Timeout Counter Value Register

    • [0:15]TOC (def=0xFFFF) // Timeout Counter
  • 0x4000A440FDCAN_ECR// FDCAN Error Counter Register

    • [16:23]CEL (def=0x0) // AN Error Logging
    • [15]RP (def=0x0) // Receive Error Passive
    • [8:14]REC (def=0x0) // Receive Error Counter
    • [0:7]TEC (def=0x0) // Transmit Error Counter
  • 0x4000A444FDCAN_PSR// FDCAN Protocol Status Register

    • [0:2]LEC (def=0x7) // Last Error Code
    • [3:4]ACT (def=0x0) // Activity
    • [5]EP (def=0x0) // Error Passive
    • [6]EW (def=0x0) // Warning Status
    • [7]BO (def=0x0) // Bus_Off Status
    • [8:10]DLEC (def=0x7) // Data Last Error Code
    • [11]RESI (def=0x0) // ESI flag of last received FDCAN Message
    • [12]RBRS (def=0x0) // BRS flag of last received FDCAN Message
    • [13]REDL (def=0x0) // Received FDCAN Message
    • [14]PXE (def=0x0) // Protocol Exception Event
    • [16:22]TDCV (def=0x0) // Transmitter Delay Compensation Value
  • 0x4000A448FDCAN_TDCR// FDCAN Transmitter Delay Compensation Register

    • [0:6]TDCF (def=0x0) // Transmitter Delay Compensation Filter Window Length
    • [8:14]TDCO (def=0x0) // Transmitter Delay Compensation Offset
  • 0x4000A450FDCAN_IR// FDCAN Interrupt Register

    • [0]RF0N (def=0x0) // RF0N
    • [1]RF0F (def=0x0) // RF0F
    • [2]RF0L (def=0x0) // RF0L
    • [3]RF1N (def=0x0) // RF1N
    • [4]RF1F (def=0x0) // RF1F
    • [5]RF1L (def=0x0) // RF1L
    • [6]HPM (def=0x0) // HPM
    • [7]TC (def=0x0) // TC
    • [8]TCF (def=0x0) // TCF
    • [9]TFE (def=0x0) // TFE
    • [10]TEFN (def=0x0) // TEFN
    • [11]TEFF (def=0x0) // TEFF
    • [12]TEFL (def=0x0) // TEFL
    • [13]TSW (def=0x0) // TSW
    • [14]MRAF (def=0x0) // MRAF
    • [15]TOO (def=0x0) // TOO
    • [16]ELO (def=0x0) // ELO
    • [17]EP (def=0x0) // EP
    • [18]EW (def=0x0) // EW
    • [19]BO (def=0x0) // BO
    • [20]WDI (def=0x0) // WDI
    • [21]PEA (def=0x0) // PEA
    • [22]PED (def=0x0) // PED
    • [23]ARA (def=0x0) // ARA
  • 0x4000A454FDCAN_IE// FDCAN Interrupt Enable Register

    • [0]RF0NE (def=0x0) // Rx FIFO 0 New Message Enable
    • [1]RF0FE (def=0x0) // Rx FIFO 0 Full Enable
    • [2]RF0LE (def=0x0) // Rx FIFO 0 Message Lost Enable
    • [3]RF1NE (def=0x0) // Rx FIFO 1 New Message Enable
    • [4]RF1FE (def=0x0) // Rx FIFO 1 Watermark Reached Enable
    • [5]RF1LE (def=0x0) // Rx FIFO 1 Message Lost Enable
    • [6]HPME (def=0x0) // High Priority Message Enable
    • [7]TCE (def=0x0) // Transmission Completed Enable
    • [8]TCFE (def=0x0) // Transmission Cancellation Finished Enable
    • [9]TEFE (def=0x0) // Tx FIFO Empty Enable
    • [10]TEFNE (def=0x0) // Tx Event FIFO New Entry Enable
    • [11]TEFFE (def=0x0) // Tx Event FIFO Full Enable
    • [12]TEFLE (def=0x0) // Tx Event FIFO Element Lost Enable
    • [13]TSWE (def=0x0) // TSWE
    • [14]MRAFE (def=0x0) // Message RAM Access Failure Enable
    • [15]TOOE (def=0x0) // Timeout Occurred Enable
    • [16]ELOE (def=0x0) // Error Logging Overflow Enable
    • [17]EPE (def=0x0) // Error Passive Enable
    • [18]EWE (def=0x0) // Warning Status Enable
    • [19]BOE (def=0x0) // Bus_Off Status Enable
    • [20]WDIE (def=0x0) // Watchdog Interrupt Enable
    • [21]PEAE (def=0x0) // Protocol Error in Arbitration Phase Enable
    • [22]PEDE (def=0x0) // Protocol Error in Data Phase Enable
    • [23]ARAE (def=0x0) // Access to Reserved Address Enable
  • 0x4000A458FDCAN_ILS// FDCAN Interrupt Line Select Register

    • [0]RxFIFO0 (def=0x0) // RxFIFO0
    • [1]RxFIFO1 (def=0x0) // RxFIFO1
    • [2]SMSG (def=0x0) // SMSG
    • [3]TFERR (def=0x0) // TFERR
    • [4]MISC (def=0x0) // MISC
    • [5]BERR (def=0x0) // BERR
    • [6]PERR (def=0x0) // PERR
  • 0x4000A45CFDCAN_ILE// FDCAN Interrupt Line Enable Register

    • [0]EINT0 (def=0x0) // Enable Interrupt Line 0
    • [1]EINT1 (def=0x0) // Enable Interrupt Line 1
  • 0x4000A480FDCAN_RXGFC// FDCAN Global Filter Configuration Register

    • [0]RRFE (def=0x0) // Reject Remote Frames Extended
    • [1]RRFS (def=0x0) // Reject Remote Frames Standard
    • [2:3]ANFE (def=0x0) // Accept Non-matching Frames Extended
    • [4:5]ANFS (def=0x0) // Accept Non-matching Frames Standard
    • [8]F1OM (def=0x0) // F1OM
    • [9]F0OM (def=0x0) // F0OM
    • [16:20]LSS (def=0x0) // LSS
    • [24:27]LSE (def=0x0) // LSE
  • 0x4000A484FDCAN_XIDAM// FDCAN Extended ID and Mask Register

    • [0:28]EIDM (def=0x1FFFFFFF) // Extended ID Mask
  • 0x4000A488FDCAN_HPMS// FDCAN High Priority Message Status Register

    • [0:2]BIDX (def=0x0) // Buffer Index
    • [6:7]MSI (def=0x0) // Message Storage Indicator
    • [8:12]FIDX (def=0x0) // Filter Index
    • [15]FLST (def=0x0) // Filter List
  • 0x4000A490FDCAN_RXF0S// FDCAN Rx FIFO 0 Status Register

    • [0:3]F0FL (def=0x0) // Rx FIFO 0 Fill Level
    • [8:9]F0GI (def=0x0) // Rx FIFO 0 Get Index
    • [16:17]F0PI (def=0x0) // Rx FIFO 0 Put Index
    • [24]F0F (def=0x0) // Rx FIFO 0 Full
    • [25]RF0L (def=0x0) // Rx FIFO 0 Message Lost
  • 0x4000A494FDCAN_RXF0A// CAN Rx FIFO 0 Acknowledge Register

    • [0:2]F0AI (def=0x0) // Rx FIFO 0 Acknowledge Index
  • 0x4000A498FDCAN_RXF1S// FDCAN Rx FIFO 1 Status Register

    • [0:3]F1FL (def=0x0) // Rx FIFO 1 Fill Level
    • [8:9]F1GI (def=0x0) // Rx FIFO 1 Get Index
    • [16:17]F1PI (def=0x0) // Rx FIFO 1 Put Index
    • [24]F1F (def=0x0) // Rx FIFO 1 Full
    • [25]RF1L (def=0x0) // Rx FIFO 1 Message Lost
  • 0x4000A49CFDCAN_RXF1A// FDCAN Rx FIFO 1 Acknowledge Register

    • [0:2]F1AI (def=0x0) // Rx FIFO 1 Acknowledge Index
  • 0x4000A4C0FDCAN_TXBC// FDCAN Tx buffer configuration register

    • [24]TFQM (def=0x0) // Tx FIFO/Queue Mode
  • 0x4000A4C4FDCAN_TXFQS// FDCAN Tx FIFO/Queue Status Register

    • [0:2]TFFL (def=0x3) // Tx FIFO Free Level
    • [8:9]TFGI (def=0x0) // TFGI
    • [16:17]TFQPI (def=0x0) // Tx FIFO/Queue Put Index
    • [21]TFQF (def=0x0) // Tx FIFO/Queue Full
  • 0x4000A4C8FDCAN_TXBRP// FDCAN Tx Buffer Request Pending Register

    • [0:2]TRP (def=0x0) // Transmission Request Pending
  • 0x4000A4CCFDCAN_TXBAR// FDCAN Tx Buffer Add Request Register

    • [0:2]AR (def=0x0) // Add Request
  • 0x4000A4D0FDCAN_TXBCR// FDCAN Tx Buffer Cancellation Request Register

    • [0:2]CR (def=0x0) // Cancellation Request
  • 0x4000A4D4FDCAN_TXBTO// FDCAN Tx Buffer Transmission Occurred Register

    • [0:2]TO (def=0x0) // Transmission Occurred.
  • 0x4000A4D8FDCAN_TXBCF// FDCAN Tx Buffer Cancellation Finished Register

    • [0:2]CF (def=0x0) // Cancellation Finished
  • 0x4000A4DCFDCAN_TXBTIE// FDCAN Tx Buffer Transmission Interrupt Enable Register

    • [0:2]TIE (def=0x0) // Transmission Interrupt Enable
  • 0x4000A4E0FDCAN_TXBCIE// FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register

    • [0:2]CFIE (def=0x0) // Cancellation Finished Interrupt Enable
  • 0x4000A4E4FDCAN_TXEFS// FDCAN Tx Event FIFO Status Register

    • [0:2]EFFL (def=0x0) // Event FIFO Fill Level
    • [8:9]EFGI (def=0x0) // Event FIFO Get Index.
    • [16:17]EFPI (def=0x0) // Event FIFO Put Index
    • [24]EFF (def=0x0) // Event FIFO Full.
    • [25]TEFL (def=0x0) // Tx Event FIFO Element Lost.
  • 0x4000A4E8FDCAN_TXEFA// FDCAN Tx Event FIFO Acknowledge Register

    • [0:1]EFAI (def=0x0) // Event FIFO Acknowledge Index
  • 0x4000A500FDCAN_CKDIV// FDCAN CFG clock divider register

    • [0:3]PDIV (def=0x0) // PDIV
• 0x5000A400SEC_FDCAN1//

  • 0x5000A400FDCAN_CREL// FDCAN Core Release Register

    • [28:31]REL (def=0x3) // Core release
    • [24:27]STEP (def=0x2) // Step of Core release
    • [20:23]SUBSTEP (def=0x1) // Sub-step of Core release
    • [16:19]YEAR (def=0x4) // Timestamp Year
    • [8:15]MON (def=0x12) // Timestamp Month
    • [0:7]DAY (def=0x18) // Timestamp Day
  • 0x5000A404FDCAN_ENDN// FDCAN endian register

    • [0:31]ETV (def=0x87654321) // Endiannes Test Value
  • 0x5000A40CFDCAN_DBTP// FDCAN Data Bit Timing and Prescaler Register

    • [0:3]DSJW (def=0x3) // Synchronization Jump Width
    • [4:7]DTSEG2 (def=0x3) // Data time segment after sample point
    • [8:12]DTSEG1 (def=0xA) // Data time segment after sample point
    • [16:20]DBRP (def=0x0) // Data BIt Rate Prescaler
    • [23]TDC (def=0x0) // Transceiver Delay Compensation
  • 0x5000A410FDCAN_TEST// FDCAN Test Register

    • [4]LBCK (def=0x0) // Loop Back mode
    • [5:6]TX (def=0x0) // Loop Back mode
    • [7]RX (def=0x0) // Control of Transmit Pin
  • 0x5000A414FDCAN_RWD// FDCAN RAM Watchdog Register

    • [8:15]WDV (def=0x0) // Watchdog value
    • [0:7]WDC (def=0x0) // Watchdog configuration
  • 0x5000A418FDCAN_CCCR// FDCAN CC Control Register

    • [0]INIT (def=0x1) // Initialization
    • [1]CCE (def=0x0) // Configuration Change Enable
    • [2]ASM (def=0x0) // ASM Restricted Operation Mode
    • [3]CSA (def=0x0) // Clock Stop Acknowledge
    • [4]CSR (def=0x0) // Clock Stop Request
    • [5]MON (def=0x0) // Bus Monitoring Mode
    • [6]DAR (def=0x0) // Disable Automatic Retransmission
    • [7]TEST (def=0x0) // Test Mode Enable
    • [8]FDOE (def=0x0) // FD Operation Enable
    • [9]BRSE (def=0x0) // FDCAN Bit Rate Switching
    • [12]PXHD (def=0x0) // Protocol Exception Handling Disable
    • [13]EFBI (def=0x0) // Edge Filtering during Bus Integration
    • [14]TXP (def=0x0) // TXP
    • [15]NISO (def=0x0) // Non ISO Operation
  • 0x5000A41CFDCAN_NBTP// FDCAN Nominal Bit Timing and Prescaler Register

    • [25:31]NSJW (def=0x3) // Nominal (Re)Synchronization Jump Width
    • [16:24]NBRP (def=0x0) // Bit Rate Prescaler
    • [8:15]NTSEG1 (def=0xA) // Nominal Time segment before sample point
    • [0:6]NTSEG2 (def=0x3) // Nominal Time segment after sample point
  • 0x5000A420FDCAN_TSCC// FDCAN Timestamp Counter Configuration Register

    • [16:19]TCP (def=0x0) // Timestamp Counter Prescaler
    • [0:1]TSS (def=0x0) // Timestamp Select
  • 0x5000A424FDCAN_TSCV// FDCAN Timestamp Counter Value Register

    • [0:15]TSC (def=0x0) // Timestamp Counter
  • 0x5000A428FDCAN_TOCC// FDCAN Timeout Counter Configuration Register

    • [0]ETOC (def=0x0) // Enable Timeout Counter
    • [1:2]TOS (def=0x0) // Timeout Select
    • [16:31]TOP (def=0xFFFF) // Timeout Period
  • 0x5000A42CFDCAN_TOCV// FDCAN Timeout Counter Value Register

    • [0:15]TOC (def=0xFFFF) // Timeout Counter
  • 0x5000A440FDCAN_ECR// FDCAN Error Counter Register

    • [16:23]CEL (def=0x0) // AN Error Logging
    • [15]RP (def=0x0) // Receive Error Passive
    • [8:14]REC (def=0x0) // Receive Error Counter
    • [0:7]TEC (def=0x0) // Transmit Error Counter
  • 0x5000A444FDCAN_PSR// FDCAN Protocol Status Register

    • [0:2]LEC (def=0x7) // Last Error Code
    • [3:4]ACT (def=0x0) // Activity
    • [5]EP (def=0x0) // Error Passive
    • [6]EW (def=0x0) // Warning Status
    • [7]BO (def=0x0) // Bus_Off Status
    • [8:10]DLEC (def=0x7) // Data Last Error Code
    • [11]RESI (def=0x0) // ESI flag of last received FDCAN Message
    • [12]RBRS (def=0x0) // BRS flag of last received FDCAN Message
    • [13]REDL (def=0x0) // Received FDCAN Message
    • [14]PXE (def=0x0) // Protocol Exception Event
    • [16:22]TDCV (def=0x0) // Transmitter Delay Compensation Value
  • 0x5000A448FDCAN_TDCR// FDCAN Transmitter Delay Compensation Register

    • [0:6]TDCF (def=0x0) // Transmitter Delay Compensation Filter Window Length
    • [8:14]TDCO (def=0x0) // Transmitter Delay Compensation Offset
  • 0x5000A450FDCAN_IR// FDCAN Interrupt Register

    • [0]RF0N (def=0x0) // RF0N
    • [1]RF0F (def=0x0) // RF0F
    • [2]RF0L (def=0x0) // RF0L
    • [3]RF1N (def=0x0) // RF1N
    • [4]RF1F (def=0x0) // RF1F
    • [5]RF1L (def=0x0) // RF1L
    • [6]HPM (def=0x0) // HPM
    • [7]TC (def=0x0) // TC
    • [8]TCF (def=0x0) // TCF
    • [9]TFE (def=0x0) // TFE
    • [10]TEFN (def=0x0) // TEFN
    • [11]TEFF (def=0x0) // TEFF
    • [12]TEFL (def=0x0) // TEFL
    • [13]TSW (def=0x0) // TSW
    • [14]MRAF (def=0x0) // MRAF
    • [15]TOO (def=0x0) // TOO
    • [16]ELO (def=0x0) // ELO
    • [17]EP (def=0x0) // EP
    • [18]EW (def=0x0) // EW
    • [19]BO (def=0x0) // BO
    • [20]WDI (def=0x0) // WDI
    • [21]PEA (def=0x0) // PEA
    • [22]PED (def=0x0) // PED
    • [23]ARA (def=0x0) // ARA
  • 0x5000A454FDCAN_IE// FDCAN Interrupt Enable Register

    • [0]RF0NE (def=0x0) // Rx FIFO 0 New Message Enable
    • [1]RF0FE (def=0x0) // Rx FIFO 0 Full Enable
    • [2]RF0LE (def=0x0) // Rx FIFO 0 Message Lost Enable
    • [3]RF1NE (def=0x0) // Rx FIFO 1 New Message Enable
    • [4]RF1FE (def=0x0) // Rx FIFO 1 Watermark Reached Enable
    • [5]RF1LE (def=0x0) // Rx FIFO 1 Message Lost Enable
    • [6]HPME (def=0x0) // High Priority Message Enable
    • [7]TCE (def=0x0) // Transmission Completed Enable
    • [8]TCFE (def=0x0) // Transmission Cancellation Finished Enable
    • [9]TEFE (def=0x0) // Tx FIFO Empty Enable
    • [10]TEFNE (def=0x0) // Tx Event FIFO New Entry Enable
    • [11]TEFFE (def=0x0) // Tx Event FIFO Full Enable
    • [12]TEFLE (def=0x0) // Tx Event FIFO Element Lost Enable
    • [13]TSWE (def=0x0) // TSWE
    • [14]MRAFE (def=0x0) // Message RAM Access Failure Enable
    • [15]TOOE (def=0x0) // Timeout Occurred Enable
    • [16]ELOE (def=0x0) // Error Logging Overflow Enable
    • [17]EPE (def=0x0) // Error Passive Enable
    • [18]EWE (def=0x0) // Warning Status Enable
    • [19]BOE (def=0x0) // Bus_Off Status Enable
    • [20]WDIE (def=0x0) // Watchdog Interrupt Enable
    • [21]PEAE (def=0x0) // Protocol Error in Arbitration Phase Enable
    • [22]PEDE (def=0x0) // Protocol Error in Data Phase Enable
    • [23]ARAE (def=0x0) // Access to Reserved Address Enable
  • 0x5000A458FDCAN_ILS// FDCAN Interrupt Line Select Register

    • [0]RxFIFO0 (def=0x0) // RxFIFO0
    • [1]RxFIFO1 (def=0x0) // RxFIFO1
    • [2]SMSG (def=0x0) // SMSG
    • [3]TFERR (def=0x0) // TFERR
    • [4]MISC (def=0x0) // MISC
    • [5]BERR (def=0x0) // BERR
    • [6]PERR (def=0x0) // PERR
  • 0x5000A45CFDCAN_ILE// FDCAN Interrupt Line Enable Register

    • [0]EINT0 (def=0x0) // Enable Interrupt Line 0
    • [1]EINT1 (def=0x0) // Enable Interrupt Line 1
  • 0x5000A480FDCAN_RXGFC// FDCAN Global Filter Configuration Register

    • [0]RRFE (def=0x0) // Reject Remote Frames Extended
    • [1]RRFS (def=0x0) // Reject Remote Frames Standard
    • [2:3]ANFE (def=0x0) // Accept Non-matching Frames Extended
    • [4:5]ANFS (def=0x0) // Accept Non-matching Frames Standard
    • [8]F1OM (def=0x0) // F1OM
    • [9]F0OM (def=0x0) // F0OM
    • [16:20]LSS (def=0x0) // LSS
    • [24:27]LSE (def=0x0) // LSE
  • 0x5000A484FDCAN_XIDAM// FDCAN Extended ID and Mask Register

    • [0:28]EIDM (def=0x1FFFFFFF) // Extended ID Mask
  • 0x5000A488FDCAN_HPMS// FDCAN High Priority Message Status Register

    • [0:2]BIDX (def=0x0) // Buffer Index
    • [6:7]MSI (def=0x0) // Message Storage Indicator
    • [8:12]FIDX (def=0x0) // Filter Index
    • [15]FLST (def=0x0) // Filter List
  • 0x5000A490FDCAN_RXF0S// FDCAN Rx FIFO 0 Status Register

    • [0:3]F0FL (def=0x0) // Rx FIFO 0 Fill Level
    • [8:9]F0GI (def=0x0) // Rx FIFO 0 Get Index
    • [16:17]F0PI (def=0x0) // Rx FIFO 0 Put Index
    • [24]F0F (def=0x0) // Rx FIFO 0 Full
    • [25]RF0L (def=0x0) // Rx FIFO 0 Message Lost
  • 0x5000A494FDCAN_RXF0A// CAN Rx FIFO 0 Acknowledge Register

    • [0:2]F0AI (def=0x0) // Rx FIFO 0 Acknowledge Index
  • 0x5000A498FDCAN_RXF1S// FDCAN Rx FIFO 1 Status Register

    • [0:3]F1FL (def=0x0) // Rx FIFO 1 Fill Level
    • [8:9]F1GI (def=0x0) // Rx FIFO 1 Get Index
    • [16:17]F1PI (def=0x0) // Rx FIFO 1 Put Index
    • [24]F1F (def=0x0) // Rx FIFO 1 Full
    • [25]RF1L (def=0x0) // Rx FIFO 1 Message Lost
  • 0x5000A49CFDCAN_RXF1A// FDCAN Rx FIFO 1 Acknowledge Register

    • [0:2]F1AI (def=0x0) // Rx FIFO 1 Acknowledge Index
  • 0x5000A4C0FDCAN_TXBC// FDCAN Tx buffer configuration register

    • [24]TFQM (def=0x0) // Tx FIFO/Queue Mode
  • 0x5000A4C4FDCAN_TXFQS// FDCAN Tx FIFO/Queue Status Register

    • [0:2]TFFL (def=0x3) // Tx FIFO Free Level
    • [8:9]TFGI (def=0x0) // TFGI
    • [16:17]TFQPI (def=0x0) // Tx FIFO/Queue Put Index
    • [21]TFQF (def=0x0) // Tx FIFO/Queue Full
  • 0x5000A4C8FDCAN_TXBRP// FDCAN Tx Buffer Request Pending Register

    • [0:2]TRP (def=0x0) // Transmission Request Pending
  • 0x5000A4CCFDCAN_TXBAR// FDCAN Tx Buffer Add Request Register

    • [0:2]AR (def=0x0) // Add Request
  • 0x5000A4D0FDCAN_TXBCR// FDCAN Tx Buffer Cancellation Request Register

    • [0:2]CR (def=0x0) // Cancellation Request
  • 0x5000A4D4FDCAN_TXBTO// FDCAN Tx Buffer Transmission Occurred Register

    • [0:2]TO (def=0x0) // Transmission Occurred.
  • 0x5000A4D8FDCAN_TXBCF// FDCAN Tx Buffer Cancellation Finished Register

    • [0:2]CF (def=0x0) // Cancellation Finished
  • 0x5000A4DCFDCAN_TXBTIE// FDCAN Tx Buffer Transmission Interrupt Enable Register

    • [0:2]TIE (def=0x0) // Transmission Interrupt Enable
  • 0x5000A4E0FDCAN_TXBCIE// FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register

    • [0:2]CFIE (def=0x0) // Cancellation Finished Interrupt Enable
  • 0x5000A4E4FDCAN_TXEFS// FDCAN Tx Event FIFO Status Register

    • [0:2]EFFL (def=0x0) // Event FIFO Fill Level
    • [8:9]EFGI (def=0x0) // Event FIFO Get Index.
    • [16:17]EFPI (def=0x0) // Event FIFO Put Index
    • [24]EFF (def=0x0) // Event FIFO Full.
    • [25]TEFL (def=0x0) // Tx Event FIFO Element Lost.
  • 0x5000A4E8FDCAN_TXEFA// FDCAN Tx Event FIFO Acknowledge Register

    • [0:1]EFAI (def=0x0) // Event FIFO Acknowledge Index
  • 0x5000A500FDCAN_CKDIV// FDCAN CFG clock divider register

    • [0:3]PDIV (def=0x0) // PDIV
• 0x40022000FLASH// Flash

  • 0x40022000FLASH_ACR// FLASH access control register

    • [0:3]LATENCY (def=0x0) // Latency These bits represent the ratio between the HCLK (AHB clock) period and the Flash memory acc
    • [8]PRFTEN (def=0x0) // Prefetch enable This bit enables the prefetch buffer in the embedded Flash memory.
    • [11]LPM (def=0x0) // Low-power read mode This bit puts the Flash memory in low-power read mode.
    • [12]PDREQ1 (def=0x0) // Bank 1 power-down mode request This bit is write-protected with FLASH_PDKEY1R. This bit requests ba
    • [13]PDREQ2 (def=0x0) // Bank 2 power-down mode request This bit is write-protected with FLASH_PDKEY2R. This bit requests ba
    • [14]SLEEP_PD (def=0x0) // Flash memory power-down mode during Sleep mode This bit determines whether the Flash memory is in p
  • 0x40022008FLASH_NSKEYR// FLASH non-secure key register

    • [0:31]NSKEY (def=0x0) // Flash memory non-secure key The following values must be written consecutively to unlock the FLASH_
  • 0x4002200CFLASH_SECKEYR// FLASH secure key register

    • [0:31]SECKEY (def=0x0) // Flash memory secure key The following values must be written consecutively to unlock the FLASH_SECC
  • 0x40022010FLASH_OPTKEYR// FLASH option key register

    • [0:31]OPTKEY (def=0x0) // Option byte key The following values must be written consecutively to unlock the FLASH_OPTR registe
  • 0x40022018FLASH_PDKEY1R// FLASH bank 1 power-down key register

    • [0:31]PDKEY1 (def=0x0) // Bank 1 power-down key The following values must be written consecutively to unlock the PDREQ1 bit i
  • 0x4002201CFLASH_PDKEY2R// FLASH bank 2 power-down key register

    • [0:31]PDKEY2 (def=0x0) // Bank 2 power-down key The following values must be written consecutively to unlock the PDREQ2 bit i
  • 0x40022020FLASH_NSSR// FLASH non-secure status register

    • [0]EOP (def=0x0) // Non-secure end of operation This bit is set by hardware when one or more Flash memory non-secure op
    • [1]OPERR (def=0x0) // Non-secure operation error This bit is set by hardware when a Flash memory non-secure operation (pr
    • [3]PROGERR (def=0x0) // Non-secure programming error This bit is set by hardware when a non-secure quad-word address to be
    • [4]WRPERR (def=0x0) // Non-secure write protection error This bit is set by hardware when an non-secure address to be eras
    • [5]PGAERR (def=0x0) // Non-secure programming alignment error This bit is set by hardware when the first word to be progra
    • [6]SIZERR (def=0x0) // Non-secure size error This bit is set by hardware when the size of the access is a byte or half-wor
    • [7]PGSERR (def=0x0) // Non-secure programming sequence error This bit is set by hardware when programming sequence is not
    • [13]OPTWERR (def=0x0) // Option write error This bit is set by hardware when the options bytes are written with an invalid c
    • [16]BSY (def=0x0) // Non-secure busy This indicates that a Flash memory secure or non-secure operation is in progress. T
    • [17]WDW (def=0x0) // Non-secure wait data to write This bit indicates that the Flash memory write buffer has been writte
    • [18]OEM1LOCK (def=0x0) // OEM1 lock This bit indicates that the OEM1 RDP key read during the OBL is not virgin. When set, the
    • [19]OEM2LOCK (def=0x0) // OEM2 lock This bit indicates that the OEM2 RDP key read during the OBL is not virgin. When set, the
    • [20]PD1 (def=0x0) // Bank 1 in power-down mode This bit indicates that the Flash memory bank 1 is in power-down state. I
    • [21]PD2 (def=0x0) // Bank 2 in power-down mode This bit indicates that the Flash memory bank 2 is in power-down state. I
  • 0x40022024FLASH_SECSR// FLASH secure status register

    • [0]EOP (def=0x0) // Secure end of operation This bit is set by hardware when one or more Flash memory secure operation
    • [1]OPERR (def=0x0) // Secure operation error This bit is set by hardware when a Flash memory secure operation (program/er
    • [3]PROGERR (def=0x0) // Secure programming error This bit is set by hardware when a secure quad-word address to be programm
    • [4]WRPERR (def=0x0) // Secure write protection error This bit is set by hardware when an secure address to be erased/progr
    • [5]PGAERR (def=0x0) // Secure programming alignment error This bit is set by hardware when the first word to be programmed
    • [6]SIZERR (def=0x0) // Secure size error This bit is set by hardware when the size of the access is a byte or half-word du
    • [7]PGSERR (def=0x0) // Secure programming sequence error This bit is set by hardware when programming sequence is not corr
    • [14]RDERR (def=0x0) // Secure readout protection error This bit is set by hardware when a read access is performed to a se
    • [16]BSY (def=0x0) // Secure busy This bit indicates that a Flash memory secure or non-secure operation is in progress. T
    • [17]WDW (def=0x0) // Secure wait data to write This bit indicates that the Flash memory write buffer has been written by
  • 0x40022028FLASH_NSCR// FLASH non-secure control register

    • [0]PG (def=0x0) // Non-secure programming
    • [1]PER (def=0x0) // Non-secure page erase
    • [2]MER1 (def=0x0) // Non-secure bank 1 mass erase This bit triggers the bank 1 non-secure mass erase (all bank 1 user pa
    • [3:10]PNB (def=0x0) // Non-secure page number selection These bits select the page to erase. ... ...
    • [11]BKER (def=0x0) // Non-secure bank selection for page erase
    • [14]BWR (def=0x0) // Non-secure burst write programming mode When set, this bit selects the burst write programming mode
    • [15]MER2 (def=0x0) // Non-secure bank 2 mass erase This bit triggers the bank 2 non-secure mass erase (all bank 2 user pa
    • [16]STRT (def=0x0) // Non-secure start This bit triggers a non-secure erase operation when set. If MER1, MER2 and PER bit
    • [17]OPTSTRT (def=0x0) // Options modification start This bit triggers an options operation when set. It can not be written i
    • [24]EOPIE (def=0x0) // Non-secure end of operation interrupt enable This bit enables the interrupt generation when the EOP
    • [25]ERRIE (def=0x0) // Non-secure error interrupt enable This bit enables the interrupt generation when the OPERR bit in t
    • [27]OBL_LAUNCH (def=0x0) // Force the option byte loading When set to 1, this bit forces the option byte reloading. This bit is
    • [30]OPTLOCK (def=0x1) // Option lock This bit is set only. When set, all bits concerning user options in FLASH_NSCR register
    • [31]LOCK (def=0x1) // Non-secure lock This bit is set only. When set, the FLASH_NSCR register is locked. It is cleared by
  • 0x4002202CFLASH_SECCR// FLASH secure control register

    • [0]PG (def=0x0) // Secure programming
    • [1]PER (def=0x0) // Secure page erase
    • [2]MER1 (def=0x0) // Secure bank 1 mass erase This bit triggers the bank 1 secure mass erase (all bank 1 user pages) whe
    • [3:10]PNB (def=0x0) // Secure page number selection These bits select the page to erase. ... ...
    • [11]BKER (def=0x0) // Secure bank selection for page erase
    • [14]BWR (def=0x0) // Secure burst write programming mode When set, this bit selects the burst write programming mode.
    • [15]MER2 (def=0x0) // Secure bank 2 mass erase This bit triggers the bank 2 secure mass erase (all bank 2 user pages) whe
    • [16]STRT (def=0x0) // Secure start This bit triggers a secure erase operation when set. If MER1, MER2 and PER bits are re
    • [24]EOPIE (def=0x0) // Secure End of operation interrupt enable This bit enables the interrupt generation when the EOP bit
    • [25]ERRIE (def=0x0) // Secure error interrupt enable This bit enables the interrupt generation when the OPERR bit in the F
    • [26]RDERRIE (def=0x0) // Secure PCROP read error interrupt enable This bit enables the interrupt generation when the RDERR b
    • [29]INV (def=0x0) // Flash memory security state invert This bit inverts the Flash memory security state.
    • [31]LOCK (def=0x1) // Secure lock This bit is set only. When set, the FLASH_SECCR register is locked. It is cleared by ha
  • 0x40022030FLASH_ECCR// FLASH ECC register

    • [0:20]ADDR_ECC (def=0x0) // ECC fail address This field indicates which address is concerned by the ECC error correction or by
    • [21]BK_ECC (def=0x0) // ECC fail bank This bit indicates which bank is concerned by the ECC error correction or by the doub
    • [22]SYSF_ECC (def=0x0) // System Flash memory ECC fail This bit indicates that the ECC error correction or double ECC error d
    • [24]ECCIE (def=0x0) // ECC correction interrupt enable This bit enables the interrupt generation when the ECCC bit in the
    • [30]ECCC (def=0x0) // ECC correction This bit is set by hardware when one ECC error has been detected and corrected (only
    • [31]ECCD (def=0x0) // ECC detection This bit is set by hardware when two ECC errors have been detected (only if ECCC and
  • 0x40022034FLASH_OPSR// FLASH operation status register

    • [0:20]ADDR_OP (def=0x0) // Interrupted operation address This field indicates which address in the Flash memory was accessed w
    • [21]BK_OP (def=0x0) // Interrupted operation bank This bit indicates which Flash memory bank was accessed when reset occur
    • [22]SYSF_OP (def=0x0) // Operation in system Flash memory interrupted This bit indicates that the reset occurred during an o
    • [29:31]CODE_OP (def=0x0) // Flash memory operation code This field indicates which Flash memory operation has been interrupted
  • 0x40022040FLASH_OPTR// FLASH option register

    • [0:7]RDP (def=0x0) // Readout protection level Others: Level 1 (memories readout protection active) Note: Refer to for m
    • [8:10]BOR_LEV (def=0x0) // BOR reset level These bits contain the VDD supply level threshold that activates/releases the reset
    • [12]nRST_STOP (def=0x0) // Reset generation in Stop mode
    • [13]nRST_STDBY (def=0x0) // Reset generation in Standby mode
    • [14]nRST_SHDW (def=0x0) // Reset generation in Shutdown mode
    • [15]SRAM1345_RST (def=0x0) // SRAM1, SRAM3, SRAM4 and SRAM5 erase upon system reset
    • [16]IWDG_SW (def=0x0) // Independent watchdog selection
    • [17]IWDG_STOP (def=0x0) // Independent watchdog counter freeze in Stop mode
    • [18]IWDG_STDBY (def=0x0) // Independent watchdog counter freeze in Standby mode
    • [19]WWDG_SW (def=0x0) // Window watchdog selection
    • [20]SWAP_BANK (def=0x0) // Swap banks
    • [21]DUALBANK (def=0x0) // Dual-bank on 1-Mbyte and 512-Kbyte Flash memory devices
    • [22]BKPRAM_ECC (def=0x0) // Backup RAM ECC detection and correction enable
    • [23]SRAM3_ECC (def=0x0) // SRAM3 ECC detection and correction enable
    • [24]SRAM2_ECC (def=0x0) // SRAM2 ECC detection and correction enable
    • [25]SRAM2_RST (def=0x0) // SRAM2 erase when system reset
    • [26]nSWBOOT0 (def=0x0) // Software BOOT0
    • [27]nBOOT0 (def=0x0) // nBOOT0 option bit
    • [28]PA15_PUPEN (def=0x0) // PA15 pull-up enable
    • [29]IO_VDD_HSLV (def=0x0) // High-speed IO at low VDD voltage configuration bit This bit can be set only with VDD below 2.5V
    • [30]IO_VDDIO2_HSLV (def=0x0) // High-speed IO at low VDDIO2 voltage configuration bit This bit can be set only with VDDIO2 below 2.
    • [31]TZEN (def=0x0) // Global TrustZone security enable
  • 0x40022044FLASH_NSBOOTADD0R// FLASH non-secure boot address 0 register

    • [7:31]NSBOOTADD0 (def=0x0) // Non-secure boot base address 0 The non-secure boot memory address can be programmed to any address
  • 0x40022048FLASH_NSBOOTADD1R// FLASH non-secure boot address 1 register

    • [7:31]NSBOOTADD1 (def=0x0) // Non-secure boot address 1 The non-secure boot memory address can be programmed to any address in th
  • 0x4002204CFLASH_SECBOOTADD0R// FLASH secure boot address 0 register

    • [0]BOOT_LOCK (def=0x0) // Boot lock When set, the boot is always forced to base address value programmed in SECBOOTADD0[24:0]
    • [7:31]SECBOOTADD0 (def=0x0) // Secure boot base address 0 The secure boot memory address can be programmed to any address in the v
  • 0x40022050FLASH_SECWM1R1// FLASH secure watermark1 register 1

    • [0:7]SECWM1_PSTRT (def=0x0) // Start page of first secure area This field contains the first page of the secure area in bank 1.
    • [16:23]SECWM1_PEND (def=0x0) // End page of first secure area This field contains the last page of the secure area in bank 1.
  • 0x40022054FLASH_SECWM1R2// FLASH secure watermark1 register 2

    • [0:7]PCROP1_PSTRT (def=0x0) // Start page of first PCROP area This field contains the first page of the PCROP area in bank 1.
    • [15]PCROP1EN (def=0x0) // PCROP1 area enable
    • [16:23]HDP1_PEND (def=0x0) // End page of first hide protection area This field contains the last page of the HDP area in bank 1.
    • [31]HDP1EN (def=0x0) // Hide protection first area enable
  • 0x40022058FLASH_WRP1AR// FLASH WRP1 area A address register

    • [0:7]WRP1A_PSTRT (def=0x0) // bank 1 WPR first area A start page This field contains the first page of the first WPR area for ban
    • [16:23]WRP1A_PEND (def=0x0) // Bank 1 WPR first area A end page This field contains the last page of the first WPR area in bank 1.
    • [31]UNLOCK (def=0x0) // Bank 1 WPR first area A unlock
  • 0x4002205CFLASH_WRP1BR// FLASH WRP1 area B address register

    • [0:7]WRP1B_PSTRT (def=0x0) // Bank 1 WRP second area B start page This field contains the first page of the second WRP area for b
    • [16:23]WRP1B_PEND (def=0x0) // Bank 1 WRP second area B end page This field contains the last page of the second WRP area in bank
    • [31]UNLOCK (def=0x0) // Bank 1 WPR second area B unlock
  • 0x40022060FLASH_SECWM2R1// FLASH secure watermark2 register 1

    • [0:7]SECWM2_PSTRT (def=0x0) // Start page of second secure area This field contains the first page of the secure area in bank 2.
    • [16:23]SECWM2_PEND (def=0x0) // End page of second secure area This field contains the last page of the secure area in bank 2.
  • 0x40022064FLASH_SECWM2R2// FLASH secure watermark2 register 2

    • [0:7]PCROP2_PSTRT (def=0x0) // Start page of PCROP2 area PRCROP2_PSTRT contains the first page of the PCROP area in bank 2.
    • [15]PCROP2EN (def=0x0) // PCROP2 area enable
    • [16:23]HDP2_PEND (def=0x0) // End page of hide protection second area HDP2_PEND contains the last page of the HDP area in bank 2.
    • [31]HDP2EN (def=0x0) // Hide protection second area enable
  • 0x40022068FLASH_WRP2AR// FLASH WPR2 area A address register

    • [0:7]WRP2A_PSTRT (def=0x0) // Bank 2 WPR first area A start page This field contains the first page of the first WRP area for ban
    • [16:23]WRP2A_PEND (def=0x0) // Bank 2 WPR first area A end page This field contains the last page of the first WRP area in bank 2.
    • [31]UNLOCK (def=0x0) // Bank 2 WPR first area A unlock
  • 0x4002206CFLASH_WRP2BR// FLASH WPR2 area B address register

    • [0:7]WRP2B_PSTRT (def=0x0) // Bank 2 WPR second area B start page This field contains the first page of the second WRP area for b
    • [16:23]WRP2B_PEND (def=0x0) // Bank 2 WPR second area B end page This field contains the last page of the second WRP area in bank
    • [31]UNLOCK (def=0x0) // Bank 2 WPR second area B unlock
  • 0x40022070FLASH_OEM1KEYR1// FLASH OEM1 key register 1

    • [0:31]OEM1KEY (def=0x0) // OEM1 least significant bytes key
  • 0x40022074FLASH_OEM1KEYR2// FLASH OEM1 key register 2

    • [0:31]OEM1KEY (def=0x0) // OEM1 most significant bytes key
  • 0x40022078FLASH_OEM2KEYR1// FLASH OEM2 key register 1

    • [0:31]OEM2KEY (def=0x0) // OEM2 least significant bytes key
  • 0x4002207CFLASH_OEM2KEYR2// FLASH OEM2 key register 2

    • [0:31]OEM2KEY (def=0x0) // OEM2 most significant bytes key
  • 0x40022080FLASH_SEC1BBR1// FLASH secure block based bank 1 register 1

    • [0]SEC1BB0 (def=0x0) //
    • [1]SEC1BB1 (def=0x0) //
    • [2]SEC1BB2 (def=0x0) //
    • [3]SEC1BB3 (def=0x0) //
    • [4]SEC1BB4 (def=0x0) //
    • [5]SEC1BB5 (def=0x0) //
    • [6]SEC1BB6 (def=0x0) //
    • [7]SEC1BB7 (def=0x0) //
    • [8]SEC1BB8 (def=0x0) //
    • [9]SEC1BB9 (def=0x0) //
    • [10]SEC1BB10 (def=0x0) //
    • [11]SEC1BB11 (def=0x0) //
    • [12]SEC1BB12 (def=0x0) //
    • [13]SEC1BB13 (def=0x0) //
    • [14]SEC1BB14 (def=0x0) //
    • [15]SEC1BB15 (def=0x0) //
    • [16]SEC1BB16 (def=0x0) //
    • [17]SEC1BB17 (def=0x0) //
    • [18]SEC1BB18 (def=0x0) //
    • [19]SEC1BB19 (def=0x0) //
    • [20]SEC1BB20 (def=0x0) //
    • [21]SEC1BB21 (def=0x0) //
    • [22]SEC1BB22 (def=0x0) //
    • [23]SEC1BB23 (def=0x0) //
    • [24]SEC1BB24 (def=0x0) //
    • [25]SEC1BB25 (def=0x0) //
    • [26]SEC1BB26 (def=0x0) //
    • [27]SEC1BB27 (def=0x0) //
    • [28]SEC1BB28 (def=0x0) //
    • [29]SEC1BB29 (def=0x0) //
    • [30]SEC1BB30 (def=0x0) //
    • [31]SEC1BB31 (def=0x0) //
  • 0x40022084FLASH_SEC1BBR2// FLASH secure block based bank 1 register 2

    • [0]SEC1BB0 (def=0x0) //
    • [1]SEC1BB1 (def=0x0) //
    • [2]SEC1BB2 (def=0x0) //
    • [3]SEC1BB3 (def=0x0) //
    • [4]SEC1BB4 (def=0x0) //
    • [5]SEC1BB5 (def=0x0) //
    • [6]SEC1BB6 (def=0x0) //
    • [7]SEC1BB7 (def=0x0) //
    • [8]SEC1BB8 (def=0x0) //
    • [9]SEC1BB9 (def=0x0) //
    • [10]SEC1BB10 (def=0x0) //
    • [11]SEC1BB11 (def=0x0) //
    • [12]SEC1BB12 (def=0x0) //
    • [13]SEC1BB13 (def=0x0) //
    • [14]SEC1BB14 (def=0x0) //
    • [15]SEC1BB15 (def=0x0) //
    • [16]SEC1BB16 (def=0x0) //
    • [17]SEC1BB17 (def=0x0) //
    • [18]SEC1BB18 (def=0x0) //
    • [19]SEC1BB19 (def=0x0) //
    • [20]SEC1BB20 (def=0x0) //
    • [21]SEC1BB21 (def=0x0) //
    • [22]SEC1BB22 (def=0x0) //
    • [23]SEC1BB23 (def=0x0) //
    • [24]SEC1BB24 (def=0x0) //
    • [25]SEC1BB25 (def=0x0) //
    • [26]SEC1BB26 (def=0x0) //
    • [27]SEC1BB27 (def=0x0) //
    • [28]SEC1BB28 (def=0x0) //
    • [29]SEC1BB29 (def=0x0) //
    • [30]SEC1BB30 (def=0x0) //
    • [31]SEC1BB31 (def=0x0) //
  • 0x40022088FLASH_SEC1BBR3// FLASH secure block based bank 1 register 3

    • [0]SEC1BB0 (def=0x0) //
    • [1]SEC1BB1 (def=0x0) //
    • [2]SEC1BB2 (def=0x0) //
    • [3]SEC1BB3 (def=0x0) //
    • [4]SEC1BB4 (def=0x0) //
    • [5]SEC1BB5 (def=0x0) //
    • [6]SEC1BB6 (def=0x0) //
    • [7]SEC1BB7 (def=0x0) //
    • [8]SEC1BB8 (def=0x0) //
    • [9]SEC1BB9 (def=0x0) //
    • [10]SEC1BB10 (def=0x0) //
    • [11]SEC1BB11 (def=0x0) //
    • [12]SEC1BB12 (def=0x0) //
    • [13]SEC1BB13 (def=0x0) //
    • [14]SEC1BB14 (def=0x0) //
    • [15]SEC1BB15 (def=0x0) //
    • [16]SEC1BB16 (def=0x0) //
    • [17]SEC1BB17 (def=0x0) //
    • [18]SEC1BB18 (def=0x0) //
    • [19]SEC1BB19 (def=0x0) //
    • [20]SEC1BB20 (def=0x0) //
    • [21]SEC1BB21 (def=0x0) //
    • [22]SEC1BB22 (def=0x0) //
    • [23]SEC1BB23 (def=0x0) //
    • [24]SEC1BB24 (def=0x0) //
    • [25]SEC1BB25 (def=0x0) //
    • [26]SEC1BB26 (def=0x0) //
    • [27]SEC1BB27 (def=0x0) //
    • [28]SEC1BB28 (def=0x0) //
    • [29]SEC1BB29 (def=0x0) //
    • [30]SEC1BB30 (def=0x0) //
    • [31]SEC1BB31 (def=0x0) //
  • 0x4002208CFLASH_SEC1BBR4// FLASH secure block based bank 1 register 4

    • [0]SEC1BB0 (def=0x0) //
    • [1]SEC1BB1 (def=0x0) //
    • [2]SEC1BB2 (def=0x0) //
    • [3]SEC1BB3 (def=0x0) //
    • [4]SEC1BB4 (def=0x0) //
    • [5]SEC1BB5 (def=0x0) //
    • [6]SEC1BB6 (def=0x0) //
    • [7]SEC1BB7 (def=0x0) //
    • [8]SEC1BB8 (def=0x0) //
    • [9]SEC1BB9 (def=0x0) //
    • [10]SEC1BB10 (def=0x0) //
    • [11]SEC1BB11 (def=0x0) //
    • [12]SEC1BB12 (def=0x0) //
    • [13]SEC1BB13 (def=0x0) //
    • [14]SEC1BB14 (def=0x0) //
    • [15]SEC1BB15 (def=0x0) //
    • [16]SEC1BB16 (def=0x0) //
    • [17]SEC1BB17 (def=0x0) //
    • [18]SEC1BB18 (def=0x0) //
    • [19]SEC1BB19 (def=0x0) //
    • [20]SEC1BB20 (def=0x0) //
    • [21]SEC1BB21 (def=0x0) //
    • [22]SEC1BB22 (def=0x0) //
    • [23]SEC1BB23 (def=0x0) //
    • [24]SEC1BB24 (def=0x0) //
    • [25]SEC1BB25 (def=0x0) //
    • [26]SEC1BB26 (def=0x0) //
    • [27]SEC1BB27 (def=0x0) //
    • [28]SEC1BB28 (def=0x0) //
    • [29]SEC1BB29 (def=0x0) //
    • [30]SEC1BB30 (def=0x0) //
    • [31]SEC1BB31 (def=0x0) //
  • 0x40022090FLASH_SEC1BBR5// FLASH secure block based bank 1 register 5

    • [0]SEC1BB0 (def=0x0) //
    • [1]SEC1BB1 (def=0x0) //
    • [2]SEC1BB2 (def=0x0) //
    • [3]SEC1BB3 (def=0x0) //
    • [4]SEC1BB4 (def=0x0) //
    • [5]SEC1BB5 (def=0x0) //
    • [6]SEC1BB6 (def=0x0) //
    • [7]SEC1BB7 (def=0x0) //
    • [8]SEC1BB8 (def=0x0) //
    • [9]SEC1BB9 (def=0x0) //
    • [10]SEC1BB10 (def=0x0) //
    • [11]SEC1BB11 (def=0x0) //
    • [12]SEC1BB12 (def=0x0) //
    • [13]SEC1BB13 (def=0x0) //
    • [14]SEC1BB14 (def=0x0) //
    • [15]SEC1BB15 (def=0x0) //
    • [16]SEC1BB16 (def=0x0) //
    • [17]SEC1BB17 (def=0x0) //
    • [18]SEC1BB18 (def=0x0) //
    • [19]SEC1BB19 (def=0x0) //
    • [20]SEC1BB20 (def=0x0) //
    • [21]SEC1BB21 (def=0x0) //
    • [22]SEC1BB22 (def=0x0) //
    • [23]SEC1BB23 (def=0x0) //
    • [24]SEC1BB24 (def=0x0) //
    • [25]SEC1BB25 (def=0x0) //
    • [26]SEC1BB26 (def=0x0) //
    • [27]SEC1BB27 (def=0x0) //
    • [28]SEC1BB28 (def=0x0) //
    • [29]SEC1BB29 (def=0x0) //
    • [30]SEC1BB30 (def=0x0) //
    • [31]SEC1BB31 (def=0x0) //
  • 0x40022094FLASH_SEC1BBR6// FLASH secure block based bank 1 register 6

    • [0]SEC1BB0 (def=0x0) //
    • [1]SEC1BB1 (def=0x0) //
    • [2]SEC1BB2 (def=0x0) //
    • [3]SEC1BB3 (def=0x0) //
    • [4]SEC1BB4 (def=0x0) //
    • [5]SEC1BB5 (def=0x0) //
    • [6]SEC1BB6 (def=0x0) //
    • [7]SEC1BB7 (def=0x0) //
    • [8]SEC1BB8 (def=0x0) //
    • [9]SEC1BB9 (def=0x0) //
    • [10]SEC1BB10 (def=0x0) //
    • [11]SEC1BB11 (def=0x0) //
    • [12]SEC1BB12 (def=0x0) //
    • [13]SEC1BB13 (def=0x0) //
    • [14]SEC1BB14 (def=0x0) //
    • [15]SEC1BB15 (def=0x0) //
    • [16]SEC1BB16 (def=0x0) //
    • [17]SEC1BB17 (def=0x0) //
    • [18]SEC1BB18 (def=0x0) //
    • [19]SEC1BB19 (def=0x0) //
    • [20]SEC1BB20 (def=0x0) //
    • [21]SEC1BB21 (def=0x0) //
    • [22]SEC1BB22 (def=0x0) //
    • [23]SEC1BB23 (def=0x0) //
    • [24]SEC1BB24 (def=0x0) //
    • [25]SEC1BB25 (def=0x0) //
    • [26]SEC1BB26 (def=0x0) //
    • [27]SEC1BB27 (def=0x0) //
    • [28]SEC1BB28 (def=0x0) //
    • [29]SEC1BB29 (def=0x0) //
    • [30]SEC1BB30 (def=0x0) //
    • [31]SEC1BB31 (def=0x0) //
  • 0x40022098FLASH_SEC1BBR7// FLASH secure block based bank 1 register 7

    • [0]SEC1BB0 (def=0x0) //
    • [1]SEC1BB1 (def=0x0) //
    • [2]SEC1BB2 (def=0x0) //
    • [3]SEC1BB3 (def=0x0) //
    • [4]SEC1BB4 (def=0x0) //
    • [5]SEC1BB5 (def=0x0) //
    • [6]SEC1BB6 (def=0x0) //
    • [7]SEC1BB7 (def=0x0) //
    • [8]SEC1BB8 (def=0x0) //
    • [9]SEC1BB9 (def=0x0) //
    • [10]SEC1BB10 (def=0x0) //
    • [11]SEC1BB11 (def=0x0) //
    • [12]SEC1BB12 (def=0x0) //
    • [13]SEC1BB13 (def=0x0) //
    • [14]SEC1BB14 (def=0x0) //
    • [15]SEC1BB15 (def=0x0) //
    • [16]SEC1BB16 (def=0x0) //
    • [17]SEC1BB17 (def=0x0) //
    • [18]SEC1BB18 (def=0x0) //
    • [19]SEC1BB19 (def=0x0) //
    • [20]SEC1BB20 (def=0x0) //
    • [21]SEC1BB21 (def=0x0) //
    • [22]SEC1BB22 (def=0x0) //
    • [23]SEC1BB23 (def=0x0) //
    • [24]SEC1BB24 (def=0x0) //
    • [25]SEC1BB25 (def=0x0) //
    • [26]SEC1BB26 (def=0x0) //
    • [27]SEC1BB27 (def=0x0) //
    • [28]SEC1BB28 (def=0x0) //
    • [29]SEC1BB29 (def=0x0) //
    • [30]SEC1BB30 (def=0x0) //
    • [31]SEC1BB31 (def=0x0) //
  • 0x4002209CFLASH_SEC1BBR8// FLASH secure block based bank 1 register 8

    • [0]SEC1BB0 (def=0x0) //
    • [1]SEC1BB1 (def=0x0) //
    • [2]SEC1BB2 (def=0x0) //
    • [3]SEC1BB3 (def=0x0) //
    • [4]SEC1BB4 (def=0x0) //
    • [5]SEC1BB5 (def=0x0) //
    • [6]SEC1BB6 (def=0x0) //
    • [7]SEC1BB7 (def=0x0) //
    • [8]SEC1BB8 (def=0x0) //
    • [9]SEC1BB9 (def=0x0) //
    • [10]SEC1BB10 (def=0x0) //
    • [11]SEC1BB11 (def=0x0) //
    • [12]SEC1BB12 (def=0x0) //
    • [13]SEC1BB13 (def=0x0) //
    • [14]SEC1BB14 (def=0x0) //
    • [15]SEC1BB15 (def=0x0) //
    • [16]SEC1BB16 (def=0x0) //
    • [17]SEC1BB17 (def=0x0) //
    • [18]SEC1BB18 (def=0x0) //
    • [19]SEC1BB19 (def=0x0) //
    • [20]SEC1BB20 (def=0x0) //
    • [21]SEC1BB21 (def=0x0) //
    • [22]SEC1BB22 (def=0x0) //
    • [23]SEC1BB23 (def=0x0) //
    • [24]SEC1BB24 (def=0x0) //
    • [25]SEC1BB25 (def=0x0) //
    • [26]SEC1BB26 (def=0x0) //
    • [27]SEC1BB27 (def=0x0) //
    • [28]SEC1BB28 (def=0x0) //
    • [29]SEC1BB29 (def=0x0) //
    • [30]SEC1BB30 (def=0x0) //
    • [31]SEC1BB31 (def=0x0) //
  • 0x400220A0FLASH_SEC2BBR1// FLASH secure block based bank 2 register 1

    • [0]SEC2BB0 (def=0x0) //
    • [1]SEC2BB1 (def=0x0) //
    • [2]SEC2BB2 (def=0x0) //
    • [3]SEC2BB3 (def=0x0) //
    • [4]SEC2BB4 (def=0x0) //
    • [5]SEC2BB5 (def=0x0) //
    • [6]SEC2BB6 (def=0x0) //
    • [7]SEC2BB7 (def=0x0) //
    • [8]SEC2BB8 (def=0x0) //
    • [9]SEC2BB9 (def=0x0) //
    • [10]SEC2BB10 (def=0x0) //
    • [11]SEC2BB11 (def=0x0) //
    • [12]SEC2BB12 (def=0x0) //
    • [13]SEC2BB13 (def=0x0) //
    • [14]SEC2BB14 (def=0x0) //
    • [15]SEC2BB15 (def=0x0) //
    • [16]SEC2BB16 (def=0x0) //
    • [17]SEC2BB17 (def=0x0) //
    • [18]SEC2BB18 (def=0x0) //
    • [19]SEC2BB19 (def=0x0) //
    • [20]SEC2BB20 (def=0x0) //
    • [21]SEC2BB21 (def=0x0) //
    • [22]SEC2BB22 (def=0x0) //
    • [23]SEC2BB23 (def=0x0) //
    • [24]SEC2BB24 (def=0x0) //
    • [25]SEC2BB25 (def=0x0) //
    • [26]SEC2BB26 (def=0x0) //
    • [27]SEC2BB27 (def=0x0) //
    • [28]SEC2BB28 (def=0x0) //
    • [29]SEC2BB29 (def=0x0) //
    • [30]SEC2BB30 (def=0x0) //
    • [31]SEC2BB31 (def=0x0) //
  • 0x400220A4FLASH_SEC2BBR2// FLASH secure block based bank 2 register 2

    • [0]SEC2BB0 (def=0x0) //
    • [1]SEC2BB1 (def=0x0) //
    • [2]SEC2BB2 (def=0x0) //
    • [3]SEC2BB3 (def=0x0) //
    • [4]SEC2BB4 (def=0x0) //
    • [5]SEC2BB5 (def=0x0) //
    • [6]SEC2BB6 (def=0x0) //
    • [7]SEC2BB7 (def=0x0) //
    • [8]SEC2BB8 (def=0x0) //
    • [9]SEC2BB9 (def=0x0) //
    • [10]SEC2BB10 (def=0x0) //
    • [11]SEC2BB11 (def=0x0) //
    • [12]SEC2BB12 (def=0x0) //
    • [13]SEC2BB13 (def=0x0) //
    • [14]SEC2BB14 (def=0x0) //
    • [15]SEC2BB15 (def=0x0) //
    • [16]SEC2BB16 (def=0x0) //
    • [17]SEC2BB17 (def=0x0) //
    • [18]SEC2BB18 (def=0x0) //
    • [19]SEC2BB19 (def=0x0) //
    • [20]SEC2BB20 (def=0x0) //
    • [21]SEC2BB21 (def=0x0) //
    • [22]SEC2BB22 (def=0x0) //
    • [23]SEC2BB23 (def=0x0) //
    • [24]SEC2BB24 (def=0x0) //
    • [25]SEC2BB25 (def=0x0) //
    • [26]SEC2BB26 (def=0x0) //
    • [27]SEC2BB27 (def=0x0) //
    • [28]SEC2BB28 (def=0x0) //
    • [29]SEC2BB29 (def=0x0) //
    • [30]SEC2BB30 (def=0x0) //
    • [31]SEC2BB31 (def=0x0) //
  • 0x400220A8FLASH_SEC2BBR3// FLASH secure block based bank 2 register 3

    • [0]SEC2BB0 (def=0x0) //
    • [1]SEC2BB1 (def=0x0) //
    • [2]SEC2BB2 (def=0x0) //
    • [3]SEC2BB3 (def=0x0) //
    • [4]SEC2BB4 (def=0x0) //
    • [5]SEC2BB5 (def=0x0) //
    • [6]SEC2BB6 (def=0x0) //
    • [7]SEC2BB7 (def=0x0) //
    • [8]SEC2BB8 (def=0x0) //
    • [9]SEC2BB9 (def=0x0) //
    • [10]SEC2BB10 (def=0x0) //
    • [11]SEC2BB11 (def=0x0) //
    • [12]SEC2BB12 (def=0x0) //
    • [13]SEC2BB13 (def=0x0) //
    • [14]SEC2BB14 (def=0x0) //
    • [15]SEC2BB15 (def=0x0) //
    • [16]SEC2BB16 (def=0x0) //
    • [17]SEC2BB17 (def=0x0) //
    • [18]SEC2BB18 (def=0x0) //
    • [19]SEC2BB19 (def=0x0) //
    • [20]SEC2BB20 (def=0x0) //
    • [21]SEC2BB21 (def=0x0) //
    • [22]SEC2BB22 (def=0x0) //
    • [23]SEC2BB23 (def=0x0) //
    • [24]SEC2BB24 (def=0x0) //
    • [25]SEC2BB25 (def=0x0) //
    • [26]SEC2BB26 (def=0x0) //
    • [27]SEC2BB27 (def=0x0) //
    • [28]SEC2BB28 (def=0x0) //
    • [29]SEC2BB29 (def=0x0) //
    • [30]SEC2BB30 (def=0x0) //
    • [31]SEC2BB31 (def=0x0) //
  • 0x400220ACFLASH_SEC2BBR4// FLASH secure block based bank 2 register 4

    • [0]SEC2BB0 (def=0x0) //
    • [1]SEC2BB1 (def=0x0) //
    • [2]SEC2BB2 (def=0x0) //
    • [3]SEC2BB3 (def=0x0) //
    • [4]SEC2BB4 (def=0x0) //
    • [5]SEC2BB5 (def=0x0) //
    • [6]SEC2BB6 (def=0x0) //
    • [7]SEC2BB7 (def=0x0) //
    • [8]SEC2BB8 (def=0x0) //
    • [9]SEC2BB9 (def=0x0) //
    • [10]SEC2BB10 (def=0x0) //
    • [11]SEC2BB11 (def=0x0) //
    • [12]SEC2BB12 (def=0x0) //
    • [13]SEC2BB13 (def=0x0) //
    • [14]SEC2BB14 (def=0x0) //
    • [15]SEC2BB15 (def=0x0) //
    • [16]SEC2BB16 (def=0x0) //
    • [17]SEC2BB17 (def=0x0) //
    • [18]SEC2BB18 (def=0x0) //
    • [19]SEC2BB19 (def=0x0) //
    • [20]SEC2BB20 (def=0x0) //
    • [21]SEC2BB21 (def=0x0) //
    • [22]SEC2BB22 (def=0x0) //
    • [23]SEC2BB23 (def=0x0) //
    • [24]SEC2BB24 (def=0x0) //
    • [25]SEC2BB25 (def=0x0) //
    • [26]SEC2BB26 (def=0x0) //
    • [27]SEC2BB27 (def=0x0) //
    • [28]SEC2BB28 (def=0x0) //
    • [29]SEC2BB29 (def=0x0) //
    • [30]SEC2BB30 (def=0x0) //
    • [31]SEC2BB31 (def=0x0) //
  • 0x400220B0FLASH_SEC2BBR5// FLASH secure block based bank 2 register 5

    • [0]SEC2BB0 (def=0x0) //
    • [1]SEC2BB1 (def=0x0) //
    • [2]SEC2BB2 (def=0x0) //
    • [3]SEC2BB3 (def=0x0) //
    • [4]SEC2BB4 (def=0x0) //
    • [5]SEC2BB5 (def=0x0) //
    • [6]SEC2BB6 (def=0x0) //
    • [7]SEC2BB7 (def=0x0) //
    • [8]SEC2BB8 (def=0x0) //
    • [9]SEC2BB9 (def=0x0) //
    • [10]SEC2BB10 (def=0x0) //
    • [11]SEC2BB11 (def=0x0) //
    • [12]SEC2BB12 (def=0x0) //
    • [13]SEC2BB13 (def=0x0) //
    • [14]SEC2BB14 (def=0x0) //
    • [15]SEC2BB15 (def=0x0) //
    • [16]SEC2BB16 (def=0x0) //
    • [17]SEC2BB17 (def=0x0) //
    • [18]SEC2BB18 (def=0x0) //
    • [19]SEC2BB19 (def=0x0) //
    • [20]SEC2BB20 (def=0x0) //
    • [21]SEC2BB21 (def=0x0) //
    • [22]SEC2BB22 (def=0x0) //
    • [23]SEC2BB23 (def=0x0) //
    • [24]SEC2BB24 (def=0x0) //
    • [25]SEC2BB25 (def=0x0) //
    • [26]SEC2BB26 (def=0x0) //
    • [27]SEC2BB27 (def=0x0) //
    • [28]SEC2BB28 (def=0x0) //
    • [29]SEC2BB29 (def=0x0) //
    • [30]SEC2BB30 (def=0x0) //
    • [31]SEC2BB31 (def=0x0) //
  • 0x400220B4FLASH_SEC2BBR6// FLASH secure block based bank 2 register 6

    • [0]SEC2BB0 (def=0x0) //
    • [1]SEC2BB1 (def=0x0) //
    • [2]SEC2BB2 (def=0x0) //
    • [3]SEC2BB3 (def=0x0) //
    • [4]SEC2BB4 (def=0x0) //
    • [5]SEC2BB5 (def=0x0) //
    • [6]SEC2BB6 (def=0x0) //
    • [7]SEC2BB7 (def=0x0) //
    • [8]SEC2BB8 (def=0x0) //
    • [9]SEC2BB9 (def=0x0) //
    • [10]SEC2BB10 (def=0x0) //
    • [11]SEC2BB11 (def=0x0) //
    • [12]SEC2BB12 (def=0x0) //
    • [13]SEC2BB13 (def=0x0) //
    • [14]SEC2BB14 (def=0x0) //
    • [15]SEC2BB15 (def=0x0) //
    • [16]SEC2BB16 (def=0x0) //
    • [17]SEC2BB17 (def=0x0) //
    • [18]SEC2BB18 (def=0x0) //
    • [19]SEC2BB19 (def=0x0) //
    • [20]SEC2BB20 (def=0x0) //
    • [21]SEC2BB21 (def=0x0) //
    • [22]SEC2BB22 (def=0x0) //
    • [23]SEC2BB23 (def=0x0) //
    • [24]SEC2BB24 (def=0x0) //
    • [25]SEC2BB25 (def=0x0) //
    • [26]SEC2BB26 (def=0x0) //
    • [27]SEC2BB27 (def=0x0) //
    • [28]SEC2BB28 (def=0x0) //
    • [29]SEC2BB29 (def=0x0) //
    • [30]SEC2BB30 (def=0x0) //
    • [31]SEC2BB31 (def=0x0) //
  • 0x400220B8FLASH_SEC2BBR7// FLASH secure block based bank 2 register 7

    • [0]SEC2BB0 (def=0x0) //
    • [1]SEC2BB1 (def=0x0) //
    • [2]SEC2BB2 (def=0x0) //
    • [3]SEC2BB3 (def=0x0) //
    • [4]SEC2BB4 (def=0x0) //
    • [5]SEC2BB5 (def=0x0) //
    • [6]SEC2BB6 (def=0x0) //
    • [7]SEC2BB7 (def=0x0) //
    • [8]SEC2BB8 (def=0x0) //
    • [9]SEC2BB9 (def=0x0) //
    • [10]SEC2BB10 (def=0x0) //
    • [11]SEC2BB11 (def=0x0) //
    • [12]SEC2BB12 (def=0x0) //
    • [13]SEC2BB13 (def=0x0) //
    • [14]SEC2BB14 (def=0x0) //
    • [15]SEC2BB15 (def=0x0) //
    • [16]SEC2BB16 (def=0x0) //
    • [17]SEC2BB17 (def=0x0) //
    • [18]SEC2BB18 (def=0x0) //
    • [19]SEC2BB19 (def=0x0) //
    • [20]SEC2BB20 (def=0x0) //
    • [21]SEC2BB21 (def=0x0) //
    • [22]SEC2BB22 (def=0x0) //
    • [23]SEC2BB23 (def=0x0) //
    • [24]SEC2BB24 (def=0x0) //
    • [25]SEC2BB25 (def=0x0) //
    • [26]SEC2BB26 (def=0x0) //
    • [27]SEC2BB27 (def=0x0) //
    • [28]SEC2BB28 (def=0x0) //
    • [29]SEC2BB29 (def=0x0) //
    • [30]SEC2BB30 (def=0x0) //
    • [31]SEC2BB31 (def=0x0) //
  • 0x400220BCFLASH_SEC2BBR8// FLASH secure block based bank 2 register 8

    • [0]SEC2BB0 (def=0x0) //
    • [1]SEC2BB1 (def=0x0) //
    • [2]SEC2BB2 (def=0x0) //
    • [3]SEC2BB3 (def=0x0) //
    • [4]SEC2BB4 (def=0x0) //
    • [5]SEC2BB5 (def=0x0) //
    • [6]SEC2BB6 (def=0x0) //
    • [7]SEC2BB7 (def=0x0) //
    • [8]SEC2BB8 (def=0x0) //
    • [9]SEC2BB9 (def=0x0) //
    • [10]SEC2BB10 (def=0x0) //
    • [11]SEC2BB11 (def=0x0) //
    • [12]SEC2BB12 (def=0x0) //
    • [13]SEC2BB13 (def=0x0) //
    • [14]SEC2BB14 (def=0x0) //
    • [15]SEC2BB15 (def=0x0) //
    • [16]SEC2BB16 (def=0x0) //
    • [17]SEC2BB17 (def=0x0) //
    • [18]SEC2BB18 (def=0x0) //
    • [19]SEC2BB19 (def=0x0) //
    • [20]SEC2BB20 (def=0x0) //
    • [21]SEC2BB21 (def=0x0) //
    • [22]SEC2BB22 (def=0x0) //
    • [23]SEC2BB23 (def=0x0) //
    • [24]SEC2BB24 (def=0x0) //
    • [25]SEC2BB25 (def=0x0) //
    • [26]SEC2BB26 (def=0x0) //
    • [27]SEC2BB27 (def=0x0) //
    • [28]SEC2BB28 (def=0x0) //
    • [29]SEC2BB29 (def=0x0) //
    • [30]SEC2BB30 (def=0x0) //
    • [31]SEC2BB31 (def=0x0) //
  • 0x400220C0FLASH_SECHDPCR// FLASH secure HDP control register

    • [0]HDP1_ACCDIS (def=0x0) // HDP1 area access disable When set, this bit is only cleared by a system reset.
    • [1]HDP2_ACCDIS (def=0x0) // HDP2 area access disable When set, this bit is only cleared by a system reset.
  • 0x400220C4FLASH_PRIVCFGR// FLASH privilege configuration register

    • [0]SPRIV (def=0x0) // Privileged protection for secure registers
    • [1]NSPRIV (def=0x0) // Privileged protection for non-secure registers
  • 0x400220D0FLASH_PRIV1BBR1// FLASH privilege block based bank 1 register 1

    • [0]PRIV1BB0 (def=0x0) //
    • [1]PRIV1BB1 (def=0x0) //
    • [2]PRIV1BB2 (def=0x0) //
    • [3]PRIV1BB3 (def=0x0) //
    • [4]PRIV1BB4 (def=0x0) //
    • [5]PRIV1BB5 (def=0x0) //
    • [6]PRIV1BB6 (def=0x0) //
    • [7]PRIV1BB7 (def=0x0) //
    • [8]PRIV1BB8 (def=0x0) //
    • [9]PRIV1BB9 (def=0x0) //
    • [10]PRIV1BB10 (def=0x0) //
    • [11]PRIV1BB11 (def=0x0) //
    • [12]PRIV1BB12 (def=0x0) //
    • [13]PRIV1BB13 (def=0x0) //
    • [14]PRIV1BB14 (def=0x0) //
    • [15]PRIV1BB15 (def=0x0) //
    • [16]PRIV1BB16 (def=0x0) //
    • [17]PRIV1BB17 (def=0x0) //
    • [18]PRIV1BB18 (def=0x0) //
    • [19]PRIV1BB19 (def=0x0) //
    • [20]PRIV1BB20 (def=0x0) //
    • [21]PRIV1BB21 (def=0x0) //
    • [22]PRIV1BB22 (def=0x0) //
    • [23]PRIV1BB23 (def=0x0) //
    • [24]PRIV1BB24 (def=0x0) //
    • [25]PRIV1BB25 (def=0x0) //
    • [26]PRIV1BB26 (def=0x0) //
    • [27]PRIV1BB27 (def=0x0) //
    • [28]PRIV1BB28 (def=0x0) //
    • [29]PRIV1BB29 (def=0x0) //
    • [30]PRIV1BB30 (def=0x0) //
    • [31]PRIV1BB31 (def=0x0) //
  • 0x400220D4FLASH_PRIV1BBR2// FLASH privilege block based bank 1 register 2

    • [0]PRIV1BB0 (def=0x0) //
    • [1]PRIV1BB1 (def=0x0) //
    • [2]PRIV1BB2 (def=0x0) //
    • [3]PRIV1BB3 (def=0x0) //
    • [4]PRIV1BB4 (def=0x0) //
    • [5]PRIV1BB5 (def=0x0) //
    • [6]PRIV1BB6 (def=0x0) //
    • [7]PRIV1BB7 (def=0x0) //
    • [8]PRIV1BB8 (def=0x0) //
    • [9]PRIV1BB9 (def=0x0) //
    • [10]PRIV1BB10 (def=0x0) //
    • [11]PRIV1BB11 (def=0x0) //
    • [12]PRIV1BB12 (def=0x0) //
    • [13]PRIV1BB13 (def=0x0) //
    • [14]PRIV1BB14 (def=0x0) //
    • [15]PRIV1BB15 (def=0x0) //
    • [16]PRIV1BB16 (def=0x0) //
    • [17]PRIV1BB17 (def=0x0) //
    • [18]PRIV1BB18 (def=0x0) //
    • [19]PRIV1BB19 (def=0x0) //
    • [20]PRIV1BB20 (def=0x0) //
    • [21]PRIV1BB21 (def=0x0) //
    • [22]PRIV1BB22 (def=0x0) //
    • [23]PRIV1BB23 (def=0x0) //
    • [24]PRIV1BB24 (def=0x0) //
    • [25]PRIV1BB25 (def=0x0) //
    • [26]PRIV1BB26 (def=0x0) //
    • [27]PRIV1BB27 (def=0x0) //
    • [28]PRIV1BB28 (def=0x0) //
    • [29]PRIV1BB29 (def=0x0) //
    • [30]PRIV1BB30 (def=0x0) //
    • [31]PRIV1BB31 (def=0x0) //
  • 0x400220D8FLASH_PRIV1BBR3// FLASH privilege block based bank 1 register 3

    • [0]PRIV1BB0 (def=0x0) //
    • [1]PRIV1BB1 (def=0x0) //
    • [2]PRIV1BB2 (def=0x0) //
    • [3]PRIV1BB3 (def=0x0) //
    • [4]PRIV1BB4 (def=0x0) //
    • [5]PRIV1BB5 (def=0x0) //
    • [6]PRIV1BB6 (def=0x0) //
    • [7]PRIV1BB7 (def=0x0) //
    • [8]PRIV1BB8 (def=0x0) //
    • [9]PRIV1BB9 (def=0x0) //
    • [10]PRIV1BB10 (def=0x0) //
    • [11]PRIV1BB11 (def=0x0) //
    • [12]PRIV1BB12 (def=0x0) //
    • [13]PRIV1BB13 (def=0x0) //
    • [14]PRIV1BB14 (def=0x0) //
    • [15]PRIV1BB15 (def=0x0) //
    • [16]PRIV1BB16 (def=0x0) //
    • [17]PRIV1BB17 (def=0x0) //
    • [18]PRIV1BB18 (def=0x0) //
    • [19]PRIV1BB19 (def=0x0) //
    • [20]PRIV1BB20 (def=0x0) //
    • [21]PRIV1BB21 (def=0x0) //
    • [22]PRIV1BB22 (def=0x0) //
    • [23]PRIV1BB23 (def=0x0) //
    • [24]PRIV1BB24 (def=0x0) //
    • [25]PRIV1BB25 (def=0x0) //
    • [26]PRIV1BB26 (def=0x0) //
    • [27]PRIV1BB27 (def=0x0) //
    • [28]PRIV1BB28 (def=0x0) //
    • [29]PRIV1BB29 (def=0x0) //
    • [30]PRIV1BB30 (def=0x0) //
    • [31]PRIV1BB31 (def=0x0) //
  • 0x400220DCFLASH_PRIV1BBR4// FLASH privilege block based bank 1 register 4

    • [0]PRIV1BB0 (def=0x0) //
    • [1]PRIV1BB1 (def=0x0) //
    • [2]PRIV1BB2 (def=0x0) //
    • [3]PRIV1BB3 (def=0x0) //
    • [4]PRIV1BB4 (def=0x0) //
    • [5]PRIV1BB5 (def=0x0) //
    • [6]PRIV1BB6 (def=0x0) //
    • [7]PRIV1BB7 (def=0x0) //
    • [8]PRIV1BB8 (def=0x0) //
    • [9]PRIV1BB9 (def=0x0) //
    • [10]PRIV1BB10 (def=0x0) //
    • [11]PRIV1BB11 (def=0x0) //
    • [12]PRIV1BB12 (def=0x0) //
    • [13]PRIV1BB13 (def=0x0) //
    • [14]PRIV1BB14 (def=0x0) //
    • [15]PRIV1BB15 (def=0x0) //
    • [16]PRIV1BB16 (def=0x0) //
    • [17]PRIV1BB17 (def=0x0) //
    • [18]PRIV1BB18 (def=0x0) //
    • [19]PRIV1BB19 (def=0x0) //
    • [20]PRIV1BB20 (def=0x0) //
    • [21]PRIV1BB21 (def=0x0) //
    • [22]PRIV1BB22 (def=0x0) //
    • [23]PRIV1BB23 (def=0x0) //
    • [24]PRIV1BB24 (def=0x0) //
    • [25]PRIV1BB25 (def=0x0) //
    • [26]PRIV1BB26 (def=0x0) //
    • [27]PRIV1BB27 (def=0x0) //
    • [28]PRIV1BB28 (def=0x0) //
    • [29]PRIV1BB29 (def=0x0) //
    • [30]PRIV1BB30 (def=0x0) //
    • [31]PRIV1BB31 (def=0x0) //
  • 0x400220E0FLASH_PRIV1BBR5// FLASH privilege block based bank 1 register 5

    • [0]PRIV1BB0 (def=0x0) //
    • [1]PRIV1BB1 (def=0x0) //
    • [2]PRIV1BB2 (def=0x0) //
    • [3]PRIV1BB3 (def=0x0) //
    • [4]PRIV1BB4 (def=0x0) //
    • [5]PRIV1BB5 (def=0x0) //
    • [6]PRIV1BB6 (def=0x0) //
    • [7]PRIV1BB7 (def=0x0) //
    • [8]PRIV1BB8 (def=0x0) //
    • [9]PRIV1BB9 (def=0x0) //
    • [10]PRIV1BB10 (def=0x0) //
    • [11]PRIV1BB11 (def=0x0) //
    • [12]PRIV1BB12 (def=0x0) //
    • [13]PRIV1BB13 (def=0x0) //
    • [14]PRIV1BB14 (def=0x0) //
    • [15]PRIV1BB15 (def=0x0) //
    • [16]PRIV1BB16 (def=0x0) //
    • [17]PRIV1BB17 (def=0x0) //
    • [18]PRIV1BB18 (def=0x0) //
    • [19]PRIV1BB19 (def=0x0) //
    • [20]PRIV1BB20 (def=0x0) //
    • [21]PRIV1BB21 (def=0x0) //
    • [22]PRIV1BB22 (def=0x0) //
    • [23]PRIV1BB23 (def=0x0) //
    • [24]PRIV1BB24 (def=0x0) //
    • [25]PRIV1BB25 (def=0x0) //
    • [26]PRIV1BB26 (def=0x0) //
    • [27]PRIV1BB27 (def=0x0) //
    • [28]PRIV1BB28 (def=0x0) //
    • [29]PRIV1BB29 (def=0x0) //
    • [30]PRIV1BB30 (def=0x0) //
    • [31]PRIV1BB31 (def=0x0) //
  • 0x400220E4FLASH_PRIV1BBR6// FLASH privilege block based bank 1 register 6

    • [0]PRIV1BB0 (def=0x0) //
    • [1]PRIV1BB1 (def=0x0) //
    • [2]PRIV1BB2 (def=0x0) //
    • [3]PRIV1BB3 (def=0x0) //
    • [4]PRIV1BB4 (def=0x0) //
    • [5]PRIV1BB5 (def=0x0) //
    • [6]PRIV1BB6 (def=0x0) //
    • [7]PRIV1BB7 (def=0x0) //
    • [8]PRIV1BB8 (def=0x0) //
    • [9]PRIV1BB9 (def=0x0) //
    • [10]PRIV1BB10 (def=0x0) //
    • [11]PRIV1BB11 (def=0x0) //
    • [12]PRIV1BB12 (def=0x0) //
    • [13]PRIV1BB13 (def=0x0) //
    • [14]PRIV1BB14 (def=0x0) //
    • [15]PRIV1BB15 (def=0x0) //
    • [16]PRIV1BB16 (def=0x0) //
    • [17]PRIV1BB17 (def=0x0) //
    • [18]PRIV1BB18 (def=0x0) //
    • [19]PRIV1BB19 (def=0x0) //
    • [20]PRIV1BB20 (def=0x0) //
    • [21]PRIV1BB21 (def=0x0) //
    • [22]PRIV1BB22 (def=0x0) //
    • [23]PRIV1BB23 (def=0x0) //
    • [24]PRIV1BB24 (def=0x0) //
    • [25]PRIV1BB25 (def=0x0) //
    • [26]PRIV1BB26 (def=0x0) //
    • [27]PRIV1BB27 (def=0x0) //
    • [28]PRIV1BB28 (def=0x0) //
    • [29]PRIV1BB29 (def=0x0) //
    • [30]PRIV1BB30 (def=0x0) //
    • [31]PRIV1BB31 (def=0x0) //
  • 0x400220E8FLASH_PRIV1BBR7// FLASH privilege block based bank 1 register 7

    • [0]PRIV1BB0 (def=0x0) //
    • [1]PRIV1BB1 (def=0x0) //
    • [2]PRIV1BB2 (def=0x0) //
    • [3]PRIV1BB3 (def=0x0) //
    • [4]PRIV1BB4 (def=0x0) //
    • [5]PRIV1BB5 (def=0x0) //
    • [6]PRIV1BB6 (def=0x0) //
    • [7]PRIV1BB7 (def=0x0) //
    • [8]PRIV1BB8 (def=0x0) //
    • [9]PRIV1BB9 (def=0x0) //
    • [10]PRIV1BB10 (def=0x0) //
    • [11]PRIV1BB11 (def=0x0) //
    • [12]PRIV1BB12 (def=0x0) //
    • [13]PRIV1BB13 (def=0x0) //
    • [14]PRIV1BB14 (def=0x0) //
    • [15]PRIV1BB15 (def=0x0) //
    • [16]PRIV1BB16 (def=0x0) //
    • [17]PRIV1BB17 (def=0x0) //
    • [18]PRIV1BB18 (def=0x0) //
    • [19]PRIV1BB19 (def=0x0) //
    • [20]PRIV1BB20 (def=0x0) //
    • [21]PRIV1BB21 (def=0x0) //
    • [22]PRIV1BB22 (def=0x0) //
    • [23]PRIV1BB23 (def=0x0) //
    • [24]PRIV1BB24 (def=0x0) //
    • [25]PRIV1BB25 (def=0x0) //
    • [26]PRIV1BB26 (def=0x0) //
    • [27]PRIV1BB27 (def=0x0) //
    • [28]PRIV1BB28 (def=0x0) //
    • [29]PRIV1BB29 (def=0x0) //
    • [30]PRIV1BB30 (def=0x0) //
    • [31]PRIV1BB31 (def=0x0) //
  • 0x400220ECFLASH_PRIV1BBR8// FLASH privilege block based bank 1 register 8

    • [0]PRIV1BB0 (def=0x0) //
    • [1]PRIV1BB1 (def=0x0) //
    • [2]PRIV1BB2 (def=0x0) //
    • [3]PRIV1BB3 (def=0x0) //
    • [4]PRIV1BB4 (def=0x0) //
    • [5]PRIV1BB5 (def=0x0) //
    • [6]PRIV1BB6 (def=0x0) //
    • [7]PRIV1BB7 (def=0x0) //
    • [8]PRIV1BB8 (def=0x0) //
    • [9]PRIV1BB9 (def=0x0) //
    • [10]PRIV1BB10 (def=0x0) //
    • [11]PRIV1BB11 (def=0x0) //
    • [12]PRIV1BB12 (def=0x0) //
    • [13]PRIV1BB13 (def=0x0) //
    • [14]PRIV1BB14 (def=0x0) //
    • [15]PRIV1BB15 (def=0x0) //
    • [16]PRIV1BB16 (def=0x0) //
    • [17]PRIV1BB17 (def=0x0) //
    • [18]PRIV1BB18 (def=0x0) //
    • [19]PRIV1BB19 (def=0x0) //
    • [20]PRIV1BB20 (def=0x0) //
    • [21]PRIV1BB21 (def=0x0) //
    • [22]PRIV1BB22 (def=0x0) //
    • [23]PRIV1BB23 (def=0x0) //
    • [24]PRIV1BB24 (def=0x0) //
    • [25]PRIV1BB25 (def=0x0) //
    • [26]PRIV1BB26 (def=0x0) //
    • [27]PRIV1BB27 (def=0x0) //
    • [28]PRIV1BB28 (def=0x0) //
    • [29]PRIV1BB29 (def=0x0) //
    • [30]PRIV1BB30 (def=0x0) //
    • [31]PRIV1BB31 (def=0x0) //
  • 0x400220F0FLASH_PRIV2BBR1// FLASH privilege block based bank 2 register 1

    • [0]PRIV2BB0 (def=0x0) //
    • [1]PRIV2BB1 (def=0x0) //
    • [2]PRIV2BB2 (def=0x0) //
    • [3]PRIV2BB3 (def=0x0) //
    • [4]PRIV2BB4 (def=0x0) //
    • [5]PRIV2BB5 (def=0x0) //
    • [6]PRIV2BB6 (def=0x0) //
    • [7]PRIV2BB7 (def=0x0) //
    • [8]PRIV2BB8 (def=0x0) //
    • [9]PRIV2BB9 (def=0x0) //
    • [10]PRIV2BB10 (def=0x0) //
    • [11]PRIV2BB11 (def=0x0) //
    • [12]PRIV2BB12 (def=0x0) //
    • [13]PRIV2BB13 (def=0x0) //
    • [14]PRIV2BB14 (def=0x0) //
    • [15]PRIV2BB15 (def=0x0) //
    • [16]PRIV2BB16 (def=0x0) //
    • [17]PRIV2BB17 (def=0x0) //
    • [18]PRIV2BB18 (def=0x0) //
    • [19]PRIV2BB19 (def=0x0) //
    • [20]PRIV2BB20 (def=0x0) //
    • [21]PRIV2BB21 (def=0x0) //
    • [22]PRIV2BB22 (def=0x0) //
    • [23]PRIV2BB23 (def=0x0) //
    • [24]PRIV2BB24 (def=0x0) //
    • [25]PRIV2BB25 (def=0x0) //
    • [26]PRIV2BB26 (def=0x0) //
    • [27]PRIV2BB27 (def=0x0) //
    • [28]PRIV2BB28 (def=0x0) //
    • [29]PRIV2BB29 (def=0x0) //
    • [30]PRIV2BB30 (def=0x0) //
    • [31]PRIV2BB31 (def=0x0) //
  • 0x400220F4FLASH_PRIV2BBR2// FLASH privilege block based bank 2 register 2

    • [0]PRIV2BB0 (def=0x0) //
    • [1]PRIV2BB1 (def=0x0) //
    • [2]PRIV2BB2 (def=0x0) //
    • [3]PRIV2BB3 (def=0x0) //
    • [4]PRIV2BB4 (def=0x0) //
    • [5]PRIV2BB5 (def=0x0) //
    • [6]PRIV2BB6 (def=0x0) //
    • [7]PRIV2BB7 (def=0x0) //
    • [8]PRIV2BB8 (def=0x0) //
    • [9]PRIV2BB9 (def=0x0) //
    • [10]PRIV2BB10 (def=0x0) //
    • [11]PRIV2BB11 (def=0x0) //
    • [12]PRIV2BB12 (def=0x0) //
    • [13]PRIV2BB13 (def=0x0) //
    • [14]PRIV2BB14 (def=0x0) //
    • [15]PRIV2BB15 (def=0x0) //
    • [16]PRIV2BB16 (def=0x0) //
    • [17]PRIV2BB17 (def=0x0) //
    • [18]PRIV2BB18 (def=0x0) //
    • [19]PRIV2BB19 (def=0x0) //
    • [20]PRIV2BB20 (def=0x0) //
    • [21]PRIV2BB21 (def=0x0) //
    • [22]PRIV2BB22 (def=0x0) //
    • [23]PRIV2BB23 (def=0x0) //
    • [24]PRIV2BB24 (def=0x0) //
    • [25]PRIV2BB25 (def=0x0) //
    • [26]PRIV2BB26 (def=0x0) //
    • [27]PRIV2BB27 (def=0x0) //
    • [28]PRIV2BB28 (def=0x0) //
    • [29]PRIV2BB29 (def=0x0) //
    • [30]PRIV2BB30 (def=0x0) //
    • [31]PRIV2BB31 (def=0x0) //
  • 0x400220F8FLASH_PRIV2BBR3// FLASH privilege block based bank 2 register 3

    • [0]PRIV2BB0 (def=0x0) //
    • [1]PRIV2BB1 (def=0x0) //
    • [2]PRIV2BB2 (def=0x0) //
    • [3]PRIV2BB3 (def=0x0) //
    • [4]PRIV2BB4 (def=0x0) //
    • [5]PRIV2BB5 (def=0x0) //
    • [6]PRIV2BB6 (def=0x0) //
    • [7]PRIV2BB7 (def=0x0) //
    • [8]PRIV2BB8 (def=0x0) //
    • [9]PRIV2BB9 (def=0x0) //
    • [10]PRIV2BB10 (def=0x0) //
    • [11]PRIV2BB11 (def=0x0) //
    • [12]PRIV2BB12 (def=0x0) //
    • [13]PRIV2BB13 (def=0x0) //
    • [14]PRIV2BB14 (def=0x0) //
    • [15]PRIV2BB15 (def=0x0) //
    • [16]PRIV2BB16 (def=0x0) //
    • [17]PRIV2BB17 (def=0x0) //
    • [18]PRIV2BB18 (def=0x0) //
    • [19]PRIV2BB19 (def=0x0) //
    • [20]PRIV2BB20 (def=0x0) //
    • [21]PRIV2BB21 (def=0x0) //
    • [22]PRIV2BB22 (def=0x0) //
    • [23]PRIV2BB23 (def=0x0) //
    • [24]PRIV2BB24 (def=0x0) //
    • [25]PRIV2BB25 (def=0x0) //
    • [26]PRIV2BB26 (def=0x0) //
    • [27]PRIV2BB27 (def=0x0) //
    • [28]PRIV2BB28 (def=0x0) //
    • [29]PRIV2BB29 (def=0x0) //
    • [30]PRIV2BB30 (def=0x0) //
    • [31]PRIV2BB31 (def=0x0) //
  • 0x400220FCFLASH_PRIV2BBR4// FLASH privilege block based bank 2 register 4

    • [0]PRIV2BB0 (def=0x0) //
    • [1]PRIV2BB1 (def=0x0) //
    • [2]PRIV2BB2 (def=0x0) //
    • [3]PRIV2BB3 (def=0x0) //
    • [4]PRIV2BB4 (def=0x0) //
    • [5]PRIV2BB5 (def=0x0) //
    • [6]PRIV2BB6 (def=0x0) //
    • [7]PRIV2BB7 (def=0x0) //
    • [8]PRIV2BB8 (def=0x0) //
    • [9]PRIV2BB9 (def=0x0) //
    • [10]PRIV2BB10 (def=0x0) //
    • [11]PRIV2BB11 (def=0x0) //
    • [12]PRIV2BB12 (def=0x0) //
    • [13]PRIV2BB13 (def=0x0) //
    • [14]PRIV2BB14 (def=0x0) //
    • [15]PRIV2BB15 (def=0x0) //
    • [16]PRIV2BB16 (def=0x0) //
    • [17]PRIV2BB17 (def=0x0) //
    • [18]PRIV2BB18 (def=0x0) //
    • [19]PRIV2BB19 (def=0x0) //
    • [20]PRIV2BB20 (def=0x0) //
    • [21]PRIV2BB21 (def=0x0) //
    • [22]PRIV2BB22 (def=0x0) //
    • [23]PRIV2BB23 (def=0x0) //
    • [24]PRIV2BB24 (def=0x0) //
    • [25]PRIV2BB25 (def=0x0) //
    • [26]PRIV2BB26 (def=0x0) //
    • [27]PRIV2BB27 (def=0x0) //
    • [28]PRIV2BB28 (def=0x0) //
    • [29]PRIV2BB29 (def=0x0) //
    • [30]PRIV2BB30 (def=0x0) //
    • [31]PRIV2BB31 (def=0x0) //
  • 0x40022100FLASH_PRIV2BBR5// FLASH privilege block based bank 2 register 5

    • [0]PRIV2BB0 (def=0x0) //
    • [1]PRIV2BB1 (def=0x0) //
    • [2]PRIV2BB2 (def=0x0) //
    • [3]PRIV2BB3 (def=0x0) //
    • [4]PRIV2BB4 (def=0x0) //
    • [5]PRIV2BB5 (def=0x0) //
    • [6]PRIV2BB6 (def=0x0) //
    • [7]PRIV2BB7 (def=0x0) //
    • [8]PRIV2BB8 (def=0x0) //
    • [9]PRIV2BB9 (def=0x0) //
    • [10]PRIV2BB10 (def=0x0) //
    • [11]PRIV2BB11 (def=0x0) //
    • [12]PRIV2BB12 (def=0x0) //
    • [13]PRIV2BB13 (def=0x0) //
    • [14]PRIV2BB14 (def=0x0) //
    • [15]PRIV2BB15 (def=0x0) //
    • [16]PRIV2BB16 (def=0x0) //
    • [17]PRIV2BB17 (def=0x0) //
    • [18]PRIV2BB18 (def=0x0) //
    • [19]PRIV2BB19 (def=0x0) //
    • [20]PRIV2BB20 (def=0x0) //
    • [21]PRIV2BB21 (def=0x0) //
    • [22]PRIV2BB22 (def=0x0) //
    • [23]PRIV2BB23 (def=0x0) //
    • [24]PRIV2BB24 (def=0x0) //
    • [25]PRIV2BB25 (def=0x0) //
    • [26]PRIV2BB26 (def=0x0) //
    • [27]PRIV2BB27 (def=0x0) //
    • [28]PRIV2BB28 (def=0x0) //
    • [29]PRIV2BB29 (def=0x0) //
    • [30]PRIV2BB30 (def=0x0) //
    • [31]PRIV2BB31 (def=0x0) //
  • 0x40022104FLASH_PRIV2BBR6// FLASH privilege block based bank 2 register 6

    • [0]PRIV2BB0 (def=0x0) //
    • [1]PRIV2BB1 (def=0x0) //
    • [2]PRIV2BB2 (def=0x0) //
    • [3]PRIV2BB3 (def=0x0) //
    • [4]PRIV2BB4 (def=0x0) //
    • [5]PRIV2BB5 (def=0x0) //
    • [6]PRIV2BB6 (def=0x0) //
    • [7]PRIV2BB7 (def=0x0) //
    • [8]PRIV2BB8 (def=0x0) //
    • [9]PRIV2BB9 (def=0x0) //
    • [10]PRIV2BB10 (def=0x0) //
    • [11]PRIV2BB11 (def=0x0) //
    • [12]PRIV2BB12 (def=0x0) //
    • [13]PRIV2BB13 (def=0x0) //
    • [14]PRIV2BB14 (def=0x0) //
    • [15]PRIV2BB15 (def=0x0) //
    • [16]PRIV2BB16 (def=0x0) //
    • [17]PRIV2BB17 (def=0x0) //
    • [18]PRIV2BB18 (def=0x0) //
    • [19]PRIV2BB19 (def=0x0) //
    • [20]PRIV2BB20 (def=0x0) //
    • [21]PRIV2BB21 (def=0x0) //
    • [22]PRIV2BB22 (def=0x0) //
    • [23]PRIV2BB23 (def=0x0) //
    • [24]PRIV2BB24 (def=0x0) //
    • [25]PRIV2BB25 (def=0x0) //
    • [26]PRIV2BB26 (def=0x0) //
    • [27]PRIV2BB27 (def=0x0) //
    • [28]PRIV2BB28 (def=0x0) //
    • [29]PRIV2BB29 (def=0x0) //
    • [30]PRIV2BB30 (def=0x0) //
    • [31]PRIV2BB31 (def=0x0) //
  • 0x40022108FLASH_PRIV2BBR7// FLASH privilege block based bank 2 register 7

    • [0]PRIV2BB0 (def=0x0) //
    • [1]PRIV2BB1 (def=0x0) //
    • [2]PRIV2BB2 (def=0x0) //
    • [3]PRIV2BB3 (def=0x0) //
    • [4]PRIV2BB4 (def=0x0) //
    • [5]PRIV2BB5 (def=0x0) //
    • [6]PRIV2BB6 (def=0x0) //
    • [7]PRIV2BB7 (def=0x0) //
    • [8]PRIV2BB8 (def=0x0) //
    • [9]PRIV2BB9 (def=0x0) //
    • [10]PRIV2BB10 (def=0x0) //
    • [11]PRIV2BB11 (def=0x0) //
    • [12]PRIV2BB12 (def=0x0) //
    • [13]PRIV2BB13 (def=0x0) //
    • [14]PRIV2BB14 (def=0x0) //
    • [15]PRIV2BB15 (def=0x0) //
    • [16]PRIV2BB16 (def=0x0) //
    • [17]PRIV2BB17 (def=0x0) //
    • [18]PRIV2BB18 (def=0x0) //
    • [19]PRIV2BB19 (def=0x0) //
    • [20]PRIV2BB20 (def=0x0) //
    • [21]PRIV2BB21 (def=0x0) //
    • [22]PRIV2BB22 (def=0x0) //
    • [23]PRIV2BB23 (def=0x0) //
    • [24]PRIV2BB24 (def=0x0) //
    • [25]PRIV2BB25 (def=0x0) //
    • [26]PRIV2BB26 (def=0x0) //
    • [27]PRIV2BB27 (def=0x0) //
    • [28]PRIV2BB28 (def=0x0) //
    • [29]PRIV2BB29 (def=0x0) //
    • [30]PRIV2BB30 (def=0x0) //
    • [31]PRIV2BB31 (def=0x0) //
  • 0x4002210CFLASH_PRIV2BBR8// FLASH privilege block based bank 2 register 8

    • [0]PRIV2BB0 (def=0x0) //
    • [1]PRIV2BB1 (def=0x0) //
    • [2]PRIV2BB2 (def=0x0) //
    • [3]PRIV2BB3 (def=0x0) //
    • [4]PRIV2BB4 (def=0x0) //
    • [5]PRIV2BB5 (def=0x0) //
    • [6]PRIV2BB6 (def=0x0) //
    • [7]PRIV2BB7 (def=0x0) //
    • [8]PRIV2BB8 (def=0x0) //
    • [9]PRIV2BB9 (def=0x0) //
    • [10]PRIV2BB10 (def=0x0) //
    • [11]PRIV2BB11 (def=0x0) //
    • [12]PRIV2BB12 (def=0x0) //
    • [13]PRIV2BB13 (def=0x0) //
    • [14]PRIV2BB14 (def=0x0) //
    • [15]PRIV2BB15 (def=0x0) //
    • [16]PRIV2BB16 (def=0x0) //
    • [17]PRIV2BB17 (def=0x0) //
    • [18]PRIV2BB18 (def=0x0) //
    • [19]PRIV2BB19 (def=0x0) //
    • [20]PRIV2BB20 (def=0x0) //
    • [21]PRIV2BB21 (def=0x0) //
    • [22]PRIV2BB22 (def=0x0) //
    • [23]PRIV2BB23 (def=0x0) //
    • [24]PRIV2BB24 (def=0x0) //
    • [25]PRIV2BB25 (def=0x0) //
    • [26]PRIV2BB26 (def=0x0) //
    • [27]PRIV2BB27 (def=0x0) //
    • [28]PRIV2BB28 (def=0x0) //
    • [29]PRIV2BB29 (def=0x0) //
    • [30]PRIV2BB30 (def=0x0) //
    • [31]PRIV2BB31 (def=0x0) //
  interrupts:
  • [6] FLASH // Flash memory non-secure global interrupt
  • [7] FLASH_S // Flash memory secure global interrupt
• 0x50022000SEC_FLASH//

  • 0x50022000FLASH_ACR// FLASH access control register

    • [0:3]LATENCY (def=0x0) // Latency These bits represent the ratio between the HCLK (AHB clock) period and the Flash memory acc
    • [8]PRFTEN (def=0x0) // Prefetch enable This bit enables the prefetch buffer in the embedded Flash memory.
    • [11]LPM (def=0x0) // Low-power read mode This bit puts the Flash memory in low-power read mode.
    • [12]PDREQ1 (def=0x0) // Bank 1 power-down mode request This bit is write-protected with FLASH_PDKEY1R. This bit requests ba
    • [13]PDREQ2 (def=0x0) // Bank 2 power-down mode request This bit is write-protected with FLASH_PDKEY2R. This bit requests ba
    • [14]SLEEP_PD (def=0x0) // Flash memory power-down mode during Sleep mode This bit determines whether the Flash memory is in p
  • 0x50022008FLASH_NSKEYR// FLASH non-secure key register

    • [0:31]NSKEY (def=0x0) // Flash memory non-secure key The following values must be written consecutively to unlock the FLASH_
  • 0x5002200CFLASH_SECKEYR// FLASH secure key register

    • [0:31]SECKEY (def=0x0) // Flash memory secure key The following values must be written consecutively to unlock the FLASH_SECC
  • 0x50022010FLASH_OPTKEYR// FLASH option key register

    • [0:31]OPTKEY (def=0x0) // Option byte key The following values must be written consecutively to unlock the FLASH_OPTR registe
  • 0x50022018FLASH_PDKEY1R// FLASH bank 1 power-down key register

    • [0:31]PDKEY1 (def=0x0) // Bank 1 power-down key The following values must be written consecutively to unlock the PDREQ1 bit i
  • 0x5002201CFLASH_PDKEY2R// FLASH bank 2 power-down key register

    • [0:31]PDKEY2 (def=0x0) // Bank 2 power-down key The following values must be written consecutively to unlock the PDREQ2 bit i
  • 0x50022020FLASH_NSSR// FLASH non-secure status register

    • [0]EOP (def=0x0) // Non-secure end of operation This bit is set by hardware when one or more Flash memory non-secure op
    • [1]OPERR (def=0x0) // Non-secure operation error This bit is set by hardware when a Flash memory non-secure operation (pr
    • [3]PROGERR (def=0x0) // Non-secure programming error This bit is set by hardware when a non-secure quad-word address to be
    • [4]WRPERR (def=0x0) // Non-secure write protection error This bit is set by hardware when an non-secure address to be eras
    • [5]PGAERR (def=0x0) // Non-secure programming alignment error This bit is set by hardware when the first word to be progra
    • [6]SIZERR (def=0x0) // Non-secure size error This bit is set by hardware when the size of the access is a byte or half-wor
    • [7]PGSERR (def=0x0) // Non-secure programming sequence error This bit is set by hardware when programming sequence is not
    • [13]OPTWERR (def=0x0) // Option write error This bit is set by hardware when the options bytes are written with an invalid c
    • [16]BSY (def=0x0) // Non-secure busy This indicates that a Flash memory secure or non-secure operation is in progress. T
    • [17]WDW (def=0x0) // Non-secure wait data to write This bit indicates that the Flash memory write buffer has been writte
    • [18]OEM1LOCK (def=0x0) // OEM1 lock This bit indicates that the OEM1 RDP key read during the OBL is not virgin. When set, the
    • [19]OEM2LOCK (def=0x0) // OEM2 lock This bit indicates that the OEM2 RDP key read during the OBL is not virgin. When set, the
    • [20]PD1 (def=0x0) // Bank 1 in power-down mode This bit indicates that the Flash memory bank 1 is in power-down state. I
    • [21]PD2 (def=0x0) // Bank 2 in power-down mode This bit indicates that the Flash memory bank 2 is in power-down state. I
  • 0x50022024FLASH_SECSR// FLASH secure status register

    • [0]EOP (def=0x0) // Secure end of operation This bit is set by hardware when one or more Flash memory secure operation
    • [1]OPERR (def=0x0) // Secure operation error This bit is set by hardware when a Flash memory secure operation (program/er
    • [3]PROGERR (def=0x0) // Secure programming error This bit is set by hardware when a secure quad-word address to be programm
    • [4]WRPERR (def=0x0) // Secure write protection error This bit is set by hardware when an secure address to be erased/progr
    • [5]PGAERR (def=0x0) // Secure programming alignment error This bit is set by hardware when the first word to be programmed
    • [6]SIZERR (def=0x0) // Secure size error This bit is set by hardware when the size of the access is a byte or half-word du
    • [7]PGSERR (def=0x0) // Secure programming sequence error This bit is set by hardware when programming sequence is not corr
    • [14]RDERR (def=0x0) // Secure readout protection error This bit is set by hardware when a read access is performed to a se
    • [16]BSY (def=0x0) // Secure busy This bit indicates that a Flash memory secure or non-secure operation is in progress. T
    • [17]WDW (def=0x0) // Secure wait data to write This bit indicates that the Flash memory write buffer has been written by
  • 0x50022028FLASH_NSCR// FLASH non-secure control register

    • [0]PG (def=0x0) // Non-secure programming
    • [1]PER (def=0x0) // Non-secure page erase
    • [2]MER1 (def=0x0) // Non-secure bank 1 mass erase This bit triggers the bank 1 non-secure mass erase (all bank 1 user pa
    • [3:10]PNB (def=0x0) // Non-secure page number selection These bits select the page to erase. ... ...
    • [11]BKER (def=0x0) // Non-secure bank selection for page erase
    • [14]BWR (def=0x0) // Non-secure burst write programming mode When set, this bit selects the burst write programming mode
    • [15]MER2 (def=0x0) // Non-secure bank 2 mass erase This bit triggers the bank 2 non-secure mass erase (all bank 2 user pa
    • [16]STRT (def=0x0) // Non-secure start This bit triggers a non-secure erase operation when set. If MER1, MER2 and PER bit
    • [17]OPTSTRT (def=0x0) // Options modification start This bit triggers an options operation when set. It can not be written i
    • [24]EOPIE (def=0x0) // Non-secure end of operation interrupt enable This bit enables the interrupt generation when the EOP
    • [25]ERRIE (def=0x0) // Non-secure error interrupt enable This bit enables the interrupt generation when the OPERR bit in t
    • [27]OBL_LAUNCH (def=0x0) // Force the option byte loading When set to 1, this bit forces the option byte reloading. This bit is
    • [30]OPTLOCK (def=0x1) // Option lock This bit is set only. When set, all bits concerning user options in FLASH_NSCR register
    • [31]LOCK (def=0x1) // Non-secure lock This bit is set only. When set, the FLASH_NSCR register is locked. It is cleared by
  • 0x5002202CFLASH_SECCR// FLASH secure control register

    • [0]PG (def=0x0) // Secure programming
    • [1]PER (def=0x0) // Secure page erase
    • [2]MER1 (def=0x0) // Secure bank 1 mass erase This bit triggers the bank 1 secure mass erase (all bank 1 user pages) whe
    • [3:10]PNB (def=0x0) // Secure page number selection These bits select the page to erase. ... ...
    • [11]BKER (def=0x0) // Secure bank selection for page erase
    • [14]BWR (def=0x0) // Secure burst write programming mode When set, this bit selects the burst write programming mode.
    • [15]MER2 (def=0x0) // Secure bank 2 mass erase This bit triggers the bank 2 secure mass erase (all bank 2 user pages) whe
    • [16]STRT (def=0x0) // Secure start This bit triggers a secure erase operation when set. If MER1, MER2 and PER bits are re
    • [24]EOPIE (def=0x0) // Secure End of operation interrupt enable This bit enables the interrupt generation when the EOP bit
    • [25]ERRIE (def=0x0) // Secure error interrupt enable This bit enables the interrupt generation when the OPERR bit in the F
    • [26]RDERRIE (def=0x0) // Secure PCROP read error interrupt enable This bit enables the interrupt generation when the RDERR b
    • [29]INV (def=0x0) // Flash memory security state invert This bit inverts the Flash memory security state.
    • [31]LOCK (def=0x1) // Secure lock This bit is set only. When set, the FLASH_SECCR register is locked. It is cleared by ha
  • 0x50022030FLASH_ECCR// FLASH ECC register

    • [0:20]ADDR_ECC (def=0x0) // ECC fail address This field indicates which address is concerned by the ECC error correction or by
    • [21]BK_ECC (def=0x0) // ECC fail bank This bit indicates which bank is concerned by the ECC error correction or by the doub
    • [22]SYSF_ECC (def=0x0) // System Flash memory ECC fail This bit indicates that the ECC error correction or double ECC error d
    • [24]ECCIE (def=0x0) // ECC correction interrupt enable This bit enables the interrupt generation when the ECCC bit in the
    • [30]ECCC (def=0x0) // ECC correction This bit is set by hardware when one ECC error has been detected and corrected (only
    • [31]ECCD (def=0x0) // ECC detection This bit is set by hardware when two ECC errors have been detected (only if ECCC and
  • 0x50022034FLASH_OPSR// FLASH operation status register

    • [0:20]ADDR_OP (def=0x0) // Interrupted operation address This field indicates which address in the Flash memory was accessed w
    • [21]BK_OP (def=0x0) // Interrupted operation bank This bit indicates which Flash memory bank was accessed when reset occur
    • [22]SYSF_OP (def=0x0) // Operation in system Flash memory interrupted This bit indicates that the reset occurred during an o
    • [29:31]CODE_OP (def=0x0) // Flash memory operation code This field indicates which Flash memory operation has been interrupted
  • 0x50022040FLASH_OPTR// FLASH option register

    • [0:7]RDP (def=0x0) // Readout protection level Others: Level 1 (memories readout protection active) Note: Refer to for m
    • [8:10]BOR_LEV (def=0x0) // BOR reset level These bits contain the VDD supply level threshold that activates/releases the reset
    • [12]nRST_STOP (def=0x0) // Reset generation in Stop mode
    • [13]nRST_STDBY (def=0x0) // Reset generation in Standby mode
    • [14]nRST_SHDW (def=0x0) // Reset generation in Shutdown mode
    • [15]SRAM1345_RST (def=0x0) // SRAM1, SRAM3, SRAM4 and SRAM5 erase upon system reset
    • [16]IWDG_SW (def=0x0) // Independent watchdog selection
    • [17]IWDG_STOP (def=0x0) // Independent watchdog counter freeze in Stop mode
    • [18]IWDG_STDBY (def=0x0) // Independent watchdog counter freeze in Standby mode
    • [19]WWDG_SW (def=0x0) // Window watchdog selection
    • [20]SWAP_BANK (def=0x0) // Swap banks
    • [21]DUALBANK (def=0x0) // Dual-bank on 1-Mbyte and 512-Kbyte Flash memory devices
    • [22]BKPRAM_ECC (def=0x0) // Backup RAM ECC detection and correction enable
    • [23]SRAM3_ECC (def=0x0) // SRAM3 ECC detection and correction enable
    • [24]SRAM2_ECC (def=0x0) // SRAM2 ECC detection and correction enable
    • [25]SRAM2_RST (def=0x0) // SRAM2 erase when system reset
    • [26]nSWBOOT0 (def=0x0) // Software BOOT0
    • [27]nBOOT0 (def=0x0) // nBOOT0 option bit
    • [28]PA15_PUPEN (def=0x0) // PA15 pull-up enable
    • [29]IO_VDD_HSLV (def=0x0) // High-speed IO at low VDD voltage configuration bit This bit can be set only with VDD below 2.5V
    • [30]IO_VDDIO2_HSLV (def=0x0) // High-speed IO at low VDDIO2 voltage configuration bit This bit can be set only with VDDIO2 below 2.
    • [31]TZEN (def=0x0) // Global TrustZone security enable
  • 0x50022044FLASH_NSBOOTADD0R// FLASH non-secure boot address 0 register

    • [7:31]NSBOOTADD0 (def=0x0) // Non-secure boot base address 0 The non-secure boot memory address can be programmed to any address
  • 0x50022048FLASH_NSBOOTADD1R// FLASH non-secure boot address 1 register

    • [7:31]NSBOOTADD1 (def=0x0) // Non-secure boot address 1 The non-secure boot memory address can be programmed to any address in th
  • 0x5002204CFLASH_SECBOOTADD0R// FLASH secure boot address 0 register

    • [0]BOOT_LOCK (def=0x0) // Boot lock When set, the boot is always forced to base address value programmed in SECBOOTADD0[24:0]
    • [7:31]SECBOOTADD0 (def=0x0) // Secure boot base address 0 The secure boot memory address can be programmed to any address in the v
  • 0x50022050FLASH_SECWM1R1// FLASH secure watermark1 register 1

    • [0:7]SECWM1_PSTRT (def=0x0) // Start page of first secure area This field contains the first page of the secure area in bank 1.
    • [16:23]SECWM1_PEND (def=0x0) // End page of first secure area This field contains the last page of the secure area in bank 1.
  • 0x50022054FLASH_SECWM1R2// FLASH secure watermark1 register 2

    • [0:7]PCROP1_PSTRT (def=0x0) // Start page of first PCROP area This field contains the first page of the PCROP area in bank 1.
    • [15]PCROP1EN (def=0x0) // PCROP1 area enable
    • [16:23]HDP1_PEND (def=0x0) // End page of first hide protection area This field contains the last page of the HDP area in bank 1.
    • [31]HDP1EN (def=0x0) // Hide protection first area enable
  • 0x50022058FLASH_WRP1AR// FLASH WRP1 area A address register

    • [0:7]WRP1A_PSTRT (def=0x0) // bank 1 WPR first area A start page This field contains the first page of the first WPR area for ban
    • [16:23]WRP1A_PEND (def=0x0) // Bank 1 WPR first area A end page This field contains the last page of the first WPR area in bank 1.
    • [31]UNLOCK (def=0x0) // Bank 1 WPR first area A unlock
  • 0x5002205CFLASH_WRP1BR// FLASH WRP1 area B address register

    • [0:7]WRP1B_PSTRT (def=0x0) // Bank 1 WRP second area B start page This field contains the first page of the second WRP area for b
    • [16:23]WRP1B_PEND (def=0x0) // Bank 1 WRP second area B end page This field contains the last page of the second WRP area in bank
    • [31]UNLOCK (def=0x0) // Bank 1 WPR second area B unlock
  • 0x50022060FLASH_SECWM2R1// FLASH secure watermark2 register 1

    • [0:7]SECWM2_PSTRT (def=0x0) // Start page of second secure area This field contains the first page of the secure area in bank 2.
    • [16:23]SECWM2_PEND (def=0x0) // End page of second secure area This field contains the last page of the secure area in bank 2.
  • 0x50022064FLASH_SECWM2R2// FLASH secure watermark2 register 2

    • [0:7]PCROP2_PSTRT (def=0x0) // Start page of PCROP2 area PRCROP2_PSTRT contains the first page of the PCROP area in bank 2.
    • [15]PCROP2EN (def=0x0) // PCROP2 area enable
    • [16:23]HDP2_PEND (def=0x0) // End page of hide protection second area HDP2_PEND contains the last page of the HDP area in bank 2.
    • [31]HDP2EN (def=0x0) // Hide protection second area enable
  • 0x50022068FLASH_WRP2AR// FLASH WPR2 area A address register

    • [0:7]WRP2A_PSTRT (def=0x0) // Bank 2 WPR first area A start page This field contains the first page of the first WRP area for ban
    • [16:23]WRP2A_PEND (def=0x0) // Bank 2 WPR first area A end page This field contains the last page of the first WRP area in bank 2.
    • [31]UNLOCK (def=0x0) // Bank 2 WPR first area A unlock
  • 0x5002206CFLASH_WRP2BR// FLASH WPR2 area B address register

    • [0:7]WRP2B_PSTRT (def=0x0) // Bank 2 WPR second area B start page This field contains the first page of the second WRP area for b
    • [16:23]WRP2B_PEND (def=0x0) // Bank 2 WPR second area B end page This field contains the last page of the second WRP area in bank
    • [31]UNLOCK (def=0x0) // Bank 2 WPR second area B unlock
  • 0x50022070FLASH_OEM1KEYR1// FLASH OEM1 key register 1

    • [0:31]OEM1KEY (def=0x0) // OEM1 least significant bytes key
  • 0x50022074FLASH_OEM1KEYR2// FLASH OEM1 key register 2

    • [0:31]OEM1KEY (def=0x0) // OEM1 most significant bytes key
  • 0x50022078FLASH_OEM2KEYR1// FLASH OEM2 key register 1

    • [0:31]OEM2KEY (def=0x0) // OEM2 least significant bytes key
  • 0x5002207CFLASH_OEM2KEYR2// FLASH OEM2 key register 2

    • [0:31]OEM2KEY (def=0x0) // OEM2 most significant bytes key
  • 0x50022080FLASH_SEC1BBR1// FLASH secure block based bank 1 register 1

    • [0]SEC1BB0 (def=0x0) //
    • [1]SEC1BB1 (def=0x0) //
    • [2]SEC1BB2 (def=0x0) //
    • [3]SEC1BB3 (def=0x0) //
    • [4]SEC1BB4 (def=0x0) //
    • [5]SEC1BB5 (def=0x0) //
    • [6]SEC1BB6 (def=0x0) //
    • [7]SEC1BB7 (def=0x0) //
    • [8]SEC1BB8 (def=0x0) //
    • [9]SEC1BB9 (def=0x0) //
    • [10]SEC1BB10 (def=0x0) //
    • [11]SEC1BB11 (def=0x0) //
    • [12]SEC1BB12 (def=0x0) //
    • [13]SEC1BB13 (def=0x0) //
    • [14]SEC1BB14 (def=0x0) //
    • [15]SEC1BB15 (def=0x0) //
    • [16]SEC1BB16 (def=0x0) //
    • [17]SEC1BB17 (def=0x0) //
    • [18]SEC1BB18 (def=0x0) //
    • [19]SEC1BB19 (def=0x0) //
    • [20]SEC1BB20 (def=0x0) //
    • [21]SEC1BB21 (def=0x0) //
    • [22]SEC1BB22 (def=0x0) //
    • [23]SEC1BB23 (def=0x0) //
    • [24]SEC1BB24 (def=0x0) //
    • [25]SEC1BB25 (def=0x0) //
    • [26]SEC1BB26 (def=0x0) //
    • [27]SEC1BB27 (def=0x0) //
    • [28]SEC1BB28 (def=0x0) //
    • [29]SEC1BB29 (def=0x0) //
    • [30]SEC1BB30 (def=0x0) //
    • [31]SEC1BB31 (def=0x0) //
  • 0x50022084FLASH_SEC1BBR2// FLASH secure block based bank 1 register 2

    • [0]SEC1BB0 (def=0x0) //
    • [1]SEC1BB1 (def=0x0) //
    • [2]SEC1BB2 (def=0x0) //
    • [3]SEC1BB3 (def=0x0) //
    • [4]SEC1BB4 (def=0x0) //
    • [5]SEC1BB5 (def=0x0) //
    • [6]SEC1BB6 (def=0x0) //
    • [7]SEC1BB7 (def=0x0) //
    • [8]SEC1BB8 (def=0x0) //
    • [9]SEC1BB9 (def=0x0) //
    • [10]SEC1BB10 (def=0x0) //
    • [11]SEC1BB11 (def=0x0) //
    • [12]SEC1BB12 (def=0x0) //
    • [13]SEC1BB13 (def=0x0) //
    • [14]SEC1BB14 (def=0x0) //
    • [15]SEC1BB15 (def=0x0) //
    • [16]SEC1BB16 (def=0x0) //
    • [17]SEC1BB17 (def=0x0) //
    • [18]SEC1BB18 (def=0x0) //
    • [19]SEC1BB19 (def=0x0) //
    • [20]SEC1BB20 (def=0x0) //
    • [21]SEC1BB21 (def=0x0) //
    • [22]SEC1BB22 (def=0x0) //
    • [23]SEC1BB23 (def=0x0) //
    • [24]SEC1BB24 (def=0x0) //
    • [25]SEC1BB25 (def=0x0) //
    • [26]SEC1BB26 (def=0x0) //
    • [27]SEC1BB27 (def=0x0) //
    • [28]SEC1BB28 (def=0x0) //
    • [29]SEC1BB29 (def=0x0) //
    • [30]SEC1BB30 (def=0x0) //
    • [31]SEC1BB31 (def=0x0) //
  • 0x50022088FLASH_SEC1BBR3// FLASH secure block based bank 1 register 3

    • [0]SEC1BB0 (def=0x0) //
    • [1]SEC1BB1 (def=0x0) //
    • [2]SEC1BB2 (def=0x0) //
    • [3]SEC1BB3 (def=0x0) //
    • [4]SEC1BB4 (def=0x0) //
    • [5]SEC1BB5 (def=0x0) //
    • [6]SEC1BB6 (def=0x0) //
    • [7]SEC1BB7 (def=0x0) //
    • [8]SEC1BB8 (def=0x0) //
    • [9]SEC1BB9 (def=0x0) //
    • [10]SEC1BB10 (def=0x0) //
    • [11]SEC1BB11 (def=0x0) //
    • [12]SEC1BB12 (def=0x0) //
    • [13]SEC1BB13 (def=0x0) //
    • [14]SEC1BB14 (def=0x0) //
    • [15]SEC1BB15 (def=0x0) //
    • [16]SEC1BB16 (def=0x0) //
    • [17]SEC1BB17 (def=0x0) //
    • [18]SEC1BB18 (def=0x0) //
    • [19]SEC1BB19 (def=0x0) //
    • [20]SEC1BB20 (def=0x0) //
    • [21]SEC1BB21 (def=0x0) //
    • [22]SEC1BB22 (def=0x0) //
    • [23]SEC1BB23 (def=0x0) //
    • [24]SEC1BB24 (def=0x0) //
    • [25]SEC1BB25 (def=0x0) //
    • [26]SEC1BB26 (def=0x0) //
    • [27]SEC1BB27 (def=0x0) //
    • [28]SEC1BB28 (def=0x0) //
    • [29]SEC1BB29 (def=0x0) //
    • [30]SEC1BB30 (def=0x0) //
    • [31]SEC1BB31 (def=0x0) //
  • 0x5002208CFLASH_SEC1BBR4// FLASH secure block based bank 1 register 4

    • [0]SEC1BB0 (def=0x0) //
    • [1]SEC1BB1 (def=0x0) //
    • [2]SEC1BB2 (def=0x0) //
    • [3]SEC1BB3 (def=0x0) //
    • [4]SEC1BB4 (def=0x0) //
    • [5]SEC1BB5 (def=0x0) //
    • [6]SEC1BB6 (def=0x0) //
    • [7]SEC1BB7 (def=0x0) //
    • [8]SEC1BB8 (def=0x0) //
    • [9]SEC1BB9 (def=0x0) //
    • [10]SEC1BB10 (def=0x0) //
    • [11]SEC1BB11 (def=0x0) //
    • [12]SEC1BB12 (def=0x0) //
    • [13]SEC1BB13 (def=0x0) //
    • [14]SEC1BB14 (def=0x0) //
    • [15]SEC1BB15 (def=0x0) //
    • [16]SEC1BB16 (def=0x0) //
    • [17]SEC1BB17 (def=0x0) //
    • [18]SEC1BB18 (def=0x0) //
    • [19]SEC1BB19 (def=0x0) //
    • [20]SEC1BB20 (def=0x0) //
    • [21]SEC1BB21 (def=0x0) //
    • [22]SEC1BB22 (def=0x0) //
    • [23]SEC1BB23 (def=0x0) //
    • [24]SEC1BB24 (def=0x0) //
    • [25]SEC1BB25 (def=0x0) //
    • [26]SEC1BB26 (def=0x0) //
    • [27]SEC1BB27 (def=0x0) //
    • [28]SEC1BB28 (def=0x0) //
    • [29]SEC1BB29 (def=0x0) //
    • [30]SEC1BB30 (def=0x0) //
    • [31]SEC1BB31 (def=0x0) //
  • 0x50022090FLASH_SEC1BBR5// FLASH secure block based bank 1 register 5

    • [0]SEC1BB0 (def=0x0) //
    • [1]SEC1BB1 (def=0x0) //
    • [2]SEC1BB2 (def=0x0) //
    • [3]SEC1BB3 (def=0x0) //
    • [4]SEC1BB4 (def=0x0) //
    • [5]SEC1BB5 (def=0x0) //
    • [6]SEC1BB6 (def=0x0) //
    • [7]SEC1BB7 (def=0x0) //
    • [8]SEC1BB8 (def=0x0) //
    • [9]SEC1BB9 (def=0x0) //
    • [10]SEC1BB10 (def=0x0) //
    • [11]SEC1BB11 (def=0x0) //
    • [12]SEC1BB12 (def=0x0) //
    • [13]SEC1BB13 (def=0x0) //
    • [14]SEC1BB14 (def=0x0) //
    • [15]SEC1BB15 (def=0x0) //
    • [16]SEC1BB16 (def=0x0) //
    • [17]SEC1BB17 (def=0x0) //
    • [18]SEC1BB18 (def=0x0) //
    • [19]SEC1BB19 (def=0x0) //
    • [20]SEC1BB20 (def=0x0) //
    • [21]SEC1BB21 (def=0x0) //
    • [22]SEC1BB22 (def=0x0) //
    • [23]SEC1BB23 (def=0x0) //
    • [24]SEC1BB24 (def=0x0) //
    • [25]SEC1BB25 (def=0x0) //
    • [26]SEC1BB26 (def=0x0) //
    • [27]SEC1BB27 (def=0x0) //
    • [28]SEC1BB28 (def=0x0) //
    • [29]SEC1BB29 (def=0x0) //
    • [30]SEC1BB30 (def=0x0) //
    • [31]SEC1BB31 (def=0x0) //
  • 0x50022094FLASH_SEC1BBR6// FLASH secure block based bank 1 register 6

    • [0]SEC1BB0 (def=0x0) //
    • [1]SEC1BB1 (def=0x0) //
    • [2]SEC1BB2 (def=0x0) //
    • [3]SEC1BB3 (def=0x0) //
    • [4]SEC1BB4 (def=0x0) //
    • [5]SEC1BB5 (def=0x0) //
    • [6]SEC1BB6 (def=0x0) //
    • [7]SEC1BB7 (def=0x0) //
    • [8]SEC1BB8 (def=0x0) //
    • [9]SEC1BB9 (def=0x0) //
    • [10]SEC1BB10 (def=0x0) //
    • [11]SEC1BB11 (def=0x0) //
    • [12]SEC1BB12 (def=0x0) //
    • [13]SEC1BB13 (def=0x0) //
    • [14]SEC1BB14 (def=0x0) //
    • [15]SEC1BB15 (def=0x0) //
    • [16]SEC1BB16 (def=0x0) //
    • [17]SEC1BB17 (def=0x0) //
    • [18]SEC1BB18 (def=0x0) //
    • [19]SEC1BB19 (def=0x0) //
    • [20]SEC1BB20 (def=0x0) //
    • [21]SEC1BB21 (def=0x0) //
    • [22]SEC1BB22 (def=0x0) //
    • [23]SEC1BB23 (def=0x0) //
    • [24]SEC1BB24 (def=0x0) //
    • [25]SEC1BB25 (def=0x0) //
    • [26]SEC1BB26 (def=0x0) //
    • [27]SEC1BB27 (def=0x0) //
    • [28]SEC1BB28 (def=0x0) //
    • [29]SEC1BB29 (def=0x0) //
    • [30]SEC1BB30 (def=0x0) //
    • [31]SEC1BB31 (def=0x0) //
  • 0x50022098FLASH_SEC1BBR7// FLASH secure block based bank 1 register 7

    • [0]SEC1BB0 (def=0x0) //
    • [1]SEC1BB1 (def=0x0) //
    • [2]SEC1BB2 (def=0x0) //
    • [3]SEC1BB3 (def=0x0) //
    • [4]SEC1BB4 (def=0x0) //
    • [5]SEC1BB5 (def=0x0) //
    • [6]SEC1BB6 (def=0x0) //
    • [7]SEC1BB7 (def=0x0) //
    • [8]SEC1BB8 (def=0x0) //
    • [9]SEC1BB9 (def=0x0) //
    • [10]SEC1BB10 (def=0x0) //
    • [11]SEC1BB11 (def=0x0) //
    • [12]SEC1BB12 (def=0x0) //
    • [13]SEC1BB13 (def=0x0) //
    • [14]SEC1BB14 (def=0x0) //
    • [15]SEC1BB15 (def=0x0) //
    • [16]SEC1BB16 (def=0x0) //
    • [17]SEC1BB17 (def=0x0) //
    • [18]SEC1BB18 (def=0x0) //
    • [19]SEC1BB19 (def=0x0) //
    • [20]SEC1BB20 (def=0x0) //
    • [21]SEC1BB21 (def=0x0) //
    • [22]SEC1BB22 (def=0x0) //
    • [23]SEC1BB23 (def=0x0) //
    • [24]SEC1BB24 (def=0x0) //
    • [25]SEC1BB25 (def=0x0) //
    • [26]SEC1BB26 (def=0x0) //
    • [27]SEC1BB27 (def=0x0) //
    • [28]SEC1BB28 (def=0x0) //
    • [29]SEC1BB29 (def=0x0) //
    • [30]SEC1BB30 (def=0x0) //
    • [31]SEC1BB31 (def=0x0) //
  • 0x5002209CFLASH_SEC1BBR8// FLASH secure block based bank 1 register 8

    • [0]SEC1BB0 (def=0x0) //
    • [1]SEC1BB1 (def=0x0) //
    • [2]SEC1BB2 (def=0x0) //
    • [3]SEC1BB3 (def=0x0) //
    • [4]SEC1BB4 (def=0x0) //
    • [5]SEC1BB5 (def=0x0) //
    • [6]SEC1BB6 (def=0x0) //
    • [7]SEC1BB7 (def=0x0) //
    • [8]SEC1BB8 (def=0x0) //
    • [9]SEC1BB9 (def=0x0) //
    • [10]SEC1BB10 (def=0x0) //
    • [11]SEC1BB11 (def=0x0) //
    • [12]SEC1BB12 (def=0x0) //
    • [13]SEC1BB13 (def=0x0) //
    • [14]SEC1BB14 (def=0x0) //
    • [15]SEC1BB15 (def=0x0) //
    • [16]SEC1BB16 (def=0x0) //
    • [17]SEC1BB17 (def=0x0) //
    • [18]SEC1BB18 (def=0x0) //
    • [19]SEC1BB19 (def=0x0) //
    • [20]SEC1BB20 (def=0x0) //
    • [21]SEC1BB21 (def=0x0) //
    • [22]SEC1BB22 (def=0x0) //
    • [23]SEC1BB23 (def=0x0) //
    • [24]SEC1BB24 (def=0x0) //
    • [25]SEC1BB25 (def=0x0) //
    • [26]SEC1BB26 (def=0x0) //
    • [27]SEC1BB27 (def=0x0) //
    • [28]SEC1BB28 (def=0x0) //
    • [29]SEC1BB29 (def=0x0) //
    • [30]SEC1BB30 (def=0x0) //
    • [31]SEC1BB31 (def=0x0) //
  • 0x500220A0FLASH_SEC2BBR1// FLASH secure block based bank 2 register 1

    • [0]SEC2BB0 (def=0x0) //
    • [1]SEC2BB1 (def=0x0) //
    • [2]SEC2BB2 (def=0x0) //
    • [3]SEC2BB3 (def=0x0) //
    • [4]SEC2BB4 (def=0x0) //
    • [5]SEC2BB5 (def=0x0) //
    • [6]SEC2BB6 (def=0x0) //
    • [7]SEC2BB7 (def=0x0) //
    • [8]SEC2BB8 (def=0x0) //
    • [9]SEC2BB9 (def=0x0) //
    • [10]SEC2BB10 (def=0x0) //
    • [11]SEC2BB11 (def=0x0) //
    • [12]SEC2BB12 (def=0x0) //
    • [13]SEC2BB13 (def=0x0) //
    • [14]SEC2BB14 (def=0x0) //
    • [15]SEC2BB15 (def=0x0) //
    • [16]SEC2BB16 (def=0x0) //
    • [17]SEC2BB17 (def=0x0) //
    • [18]SEC2BB18 (def=0x0) //
    • [19]SEC2BB19 (def=0x0) //
    • [20]SEC2BB20 (def=0x0) //
    • [21]SEC2BB21 (def=0x0) //
    • [22]SEC2BB22 (def=0x0) //
    • [23]SEC2BB23 (def=0x0) //
    • [24]SEC2BB24 (def=0x0) //
    • [25]SEC2BB25 (def=0x0) //
    • [26]SEC2BB26 (def=0x0) //
    • [27]SEC2BB27 (def=0x0) //
    • [28]SEC2BB28 (def=0x0) //
    • [29]SEC2BB29 (def=0x0) //
    • [30]SEC2BB30 (def=0x0) //
    • [31]SEC2BB31 (def=0x0) //
  • 0x500220A4FLASH_SEC2BBR2// FLASH secure block based bank 2 register 2

    • [0]SEC2BB0 (def=0x0) //
    • [1]SEC2BB1 (def=0x0) //
    • [2]SEC2BB2 (def=0x0) //
    • [3]SEC2BB3 (def=0x0) //
    • [4]SEC2BB4 (def=0x0) //
    • [5]SEC2BB5 (def=0x0) //
    • [6]SEC2BB6 (def=0x0) //
    • [7]SEC2BB7 (def=0x0) //
    • [8]SEC2BB8 (def=0x0) //
    • [9]SEC2BB9 (def=0x0) //
    • [10]SEC2BB10 (def=0x0) //
    • [11]SEC2BB11 (def=0x0) //
    • [12]SEC2BB12 (def=0x0) //
    • [13]SEC2BB13 (def=0x0) //
    • [14]SEC2BB14 (def=0x0) //
    • [15]SEC2BB15 (def=0x0) //
    • [16]SEC2BB16 (def=0x0) //
    • [17]SEC2BB17 (def=0x0) //
    • [18]SEC2BB18 (def=0x0) //
    • [19]SEC2BB19 (def=0x0) //
    • [20]SEC2BB20 (def=0x0) //
    • [21]SEC2BB21 (def=0x0) //
    • [22]SEC2BB22 (def=0x0) //
    • [23]SEC2BB23 (def=0x0) //
    • [24]SEC2BB24 (def=0x0) //
    • [25]SEC2BB25 (def=0x0) //
    • [26]SEC2BB26 (def=0x0) //
    • [27]SEC2BB27 (def=0x0) //
    • [28]SEC2BB28 (def=0x0) //
    • [29]SEC2BB29 (def=0x0) //
    • [30]SEC2BB30 (def=0x0) //
    • [31]SEC2BB31 (def=0x0) //
  • 0x500220A8FLASH_SEC2BBR3// FLASH secure block based bank 2 register 3

    • [0]SEC2BB0 (def=0x0) //
    • [1]SEC2BB1 (def=0x0) //
    • [2]SEC2BB2 (def=0x0) //
    • [3]SEC2BB3 (def=0x0) //
    • [4]SEC2BB4 (def=0x0) //
    • [5]SEC2BB5 (def=0x0) //
    • [6]SEC2BB6 (def=0x0) //
    • [7]SEC2BB7 (def=0x0) //
    • [8]SEC2BB8 (def=0x0) //
    • [9]SEC2BB9 (def=0x0) //
    • [10]SEC2BB10 (def=0x0) //
    • [11]SEC2BB11 (def=0x0) //
    • [12]SEC2BB12 (def=0x0) //
    • [13]SEC2BB13 (def=0x0) //
    • [14]SEC2BB14 (def=0x0) //
    • [15]SEC2BB15 (def=0x0) //
    • [16]SEC2BB16 (def=0x0) //
    • [17]SEC2BB17 (def=0x0) //
    • [18]SEC2BB18 (def=0x0) //
    • [19]SEC2BB19 (def=0x0) //
    • [20]SEC2BB20 (def=0x0) //
    • [21]SEC2BB21 (def=0x0) //
    • [22]SEC2BB22 (def=0x0) //
    • [23]SEC2BB23 (def=0x0) //
    • [24]SEC2BB24 (def=0x0) //
    • [25]SEC2BB25 (def=0x0) //
    • [26]SEC2BB26 (def=0x0) //
    • [27]SEC2BB27 (def=0x0) //
    • [28]SEC2BB28 (def=0x0) //
    • [29]SEC2BB29 (def=0x0) //
    • [30]SEC2BB30 (def=0x0) //
    • [31]SEC2BB31 (def=0x0) //
  • 0x500220ACFLASH_SEC2BBR4// FLASH secure block based bank 2 register 4

    • [0]SEC2BB0 (def=0x0) //
    • [1]SEC2BB1 (def=0x0) //
    • [2]SEC2BB2 (def=0x0) //
    • [3]SEC2BB3 (def=0x0) //
    • [4]SEC2BB4 (def=0x0) //
    • [5]SEC2BB5 (def=0x0) //
    • [6]SEC2BB6 (def=0x0) //
    • [7]SEC2BB7 (def=0x0) //
    • [8]SEC2BB8 (def=0x0) //
    • [9]SEC2BB9 (def=0x0) //
    • [10]SEC2BB10 (def=0x0) //
    • [11]SEC2BB11 (def=0x0) //
    • [12]SEC2BB12 (def=0x0) //
    • [13]SEC2BB13 (def=0x0) //
    • [14]SEC2BB14 (def=0x0) //
    • [15]SEC2BB15 (def=0x0) //
    • [16]SEC2BB16 (def=0x0) //
    • [17]SEC2BB17 (def=0x0) //
    • [18]SEC2BB18 (def=0x0) //
    • [19]SEC2BB19 (def=0x0) //
    • [20]SEC2BB20 (def=0x0) //
    • [21]SEC2BB21 (def=0x0) //
    • [22]SEC2BB22 (def=0x0) //
    • [23]SEC2BB23 (def=0x0) //
    • [24]SEC2BB24 (def=0x0) //
    • [25]SEC2BB25 (def=0x0) //
    • [26]SEC2BB26 (def=0x0) //
    • [27]SEC2BB27 (def=0x0) //
    • [28]SEC2BB28 (def=0x0) //
    • [29]SEC2BB29 (def=0x0) //
    • [30]SEC2BB30 (def=0x0) //
    • [31]SEC2BB31 (def=0x0) //
  • 0x500220B0FLASH_SEC2BBR5// FLASH secure block based bank 2 register 5

    • [0]SEC2BB0 (def=0x0) //
    • [1]SEC2BB1 (def=0x0) //
    • [2]SEC2BB2 (def=0x0) //
    • [3]SEC2BB3 (def=0x0) //
    • [4]SEC2BB4 (def=0x0) //
    • [5]SEC2BB5 (def=0x0) //
    • [6]SEC2BB6 (def=0x0) //
    • [7]SEC2BB7 (def=0x0) //
    • [8]SEC2BB8 (def=0x0) //
    • [9]SEC2BB9 (def=0x0) //
    • [10]SEC2BB10 (def=0x0) //
    • [11]SEC2BB11 (def=0x0) //
    • [12]SEC2BB12 (def=0x0) //
    • [13]SEC2BB13 (def=0x0) //
    • [14]SEC2BB14 (def=0x0) //
    • [15]SEC2BB15 (def=0x0) //
    • [16]SEC2BB16 (def=0x0) //
    • [17]SEC2BB17 (def=0x0) //
    • [18]SEC2BB18 (def=0x0) //
    • [19]SEC2BB19 (def=0x0) //
    • [20]SEC2BB20 (def=0x0) //
    • [21]SEC2BB21 (def=0x0) //
    • [22]SEC2BB22 (def=0x0) //
    • [23]SEC2BB23 (def=0x0) //
    • [24]SEC2BB24 (def=0x0) //
    • [25]SEC2BB25 (def=0x0) //
    • [26]SEC2BB26 (def=0x0) //
    • [27]SEC2BB27 (def=0x0) //
    • [28]SEC2BB28 (def=0x0) //
    • [29]SEC2BB29 (def=0x0) //
    • [30]SEC2BB30 (def=0x0) //
    • [31]SEC2BB31 (def=0x0) //
  • 0x500220B4FLASH_SEC2BBR6// FLASH secure block based bank 2 register 6

    • [0]SEC2BB0 (def=0x0) //
    • [1]SEC2BB1 (def=0x0) //
    • [2]SEC2BB2 (def=0x0) //
    • [3]SEC2BB3 (def=0x0) //
    • [4]SEC2BB4 (def=0x0) //
    • [5]SEC2BB5 (def=0x0) //
    • [6]SEC2BB6 (def=0x0) //
    • [7]SEC2BB7 (def=0x0) //
    • [8]SEC2BB8 (def=0x0) //
    • [9]SEC2BB9 (def=0x0) //
    • [10]SEC2BB10 (def=0x0) //
    • [11]SEC2BB11 (def=0x0) //
    • [12]SEC2BB12 (def=0x0) //
    • [13]SEC2BB13 (def=0x0) //
    • [14]SEC2BB14 (def=0x0) //
    • [15]SEC2BB15 (def=0x0) //
    • [16]SEC2BB16 (def=0x0) //
    • [17]SEC2BB17 (def=0x0) //
    • [18]SEC2BB18 (def=0x0) //
    • [19]SEC2BB19 (def=0x0) //
    • [20]SEC2BB20 (def=0x0) //
    • [21]SEC2BB21 (def=0x0) //
    • [22]SEC2BB22 (def=0x0) //
    • [23]SEC2BB23 (def=0x0) //
    • [24]SEC2BB24 (def=0x0) //
    • [25]SEC2BB25 (def=0x0) //
    • [26]SEC2BB26 (def=0x0) //
    • [27]SEC2BB27 (def=0x0) //
    • [28]SEC2BB28 (def=0x0) //
    • [29]SEC2BB29 (def=0x0) //
    • [30]SEC2BB30 (def=0x0) //
    • [31]SEC2BB31 (def=0x0) //
  • 0x500220B8FLASH_SEC2BBR7// FLASH secure block based bank 2 register 7

    • [0]SEC2BB0 (def=0x0) //
    • [1]SEC2BB1 (def=0x0) //
    • [2]SEC2BB2 (def=0x0) //
    • [3]SEC2BB3 (def=0x0) //
    • [4]SEC2BB4 (def=0x0) //
    • [5]SEC2BB5 (def=0x0) //
    • [6]SEC2BB6 (def=0x0) //
    • [7]SEC2BB7 (def=0x0) //
    • [8]SEC2BB8 (def=0x0) //
    • [9]SEC2BB9 (def=0x0) //
    • [10]SEC2BB10 (def=0x0) //
    • [11]SEC2BB11 (def=0x0) //
    • [12]SEC2BB12 (def=0x0) //
    • [13]SEC2BB13 (def=0x0) //
    • [14]SEC2BB14 (def=0x0) //
    • [15]SEC2BB15 (def=0x0) //
    • [16]SEC2BB16 (def=0x0) //
    • [17]SEC2BB17 (def=0x0) //
    • [18]SEC2BB18 (def=0x0) //
    • [19]SEC2BB19 (def=0x0) //
    • [20]SEC2BB20 (def=0x0) //
    • [21]SEC2BB21 (def=0x0) //
    • [22]SEC2BB22 (def=0x0) //
    • [23]SEC2BB23 (def=0x0) //
    • [24]SEC2BB24 (def=0x0) //
    • [25]SEC2BB25 (def=0x0) //
    • [26]SEC2BB26 (def=0x0) //
    • [27]SEC2BB27 (def=0x0) //
    • [28]SEC2BB28 (def=0x0) //
    • [29]SEC2BB29 (def=0x0) //
    • [30]SEC2BB30 (def=0x0) //
    • [31]SEC2BB31 (def=0x0) //
  • 0x500220BCFLASH_SEC2BBR8// FLASH secure block based bank 2 register 8

    • [0]SEC2BB0 (def=0x0) //
    • [1]SEC2BB1 (def=0x0) //
    • [2]SEC2BB2 (def=0x0) //
    • [3]SEC2BB3 (def=0x0) //
    • [4]SEC2BB4 (def=0x0) //
    • [5]SEC2BB5 (def=0x0) //
    • [6]SEC2BB6 (def=0x0) //
    • [7]SEC2BB7 (def=0x0) //
    • [8]SEC2BB8 (def=0x0) //
    • [9]SEC2BB9 (def=0x0) //
    • [10]SEC2BB10 (def=0x0) //
    • [11]SEC2BB11 (def=0x0) //
    • [12]SEC2BB12 (def=0x0) //
    • [13]SEC2BB13 (def=0x0) //
    • [14]SEC2BB14 (def=0x0) //
    • [15]SEC2BB15 (def=0x0) //
    • [16]SEC2BB16 (def=0x0) //
    • [17]SEC2BB17 (def=0x0) //
    • [18]SEC2BB18 (def=0x0) //
    • [19]SEC2BB19 (def=0x0) //
    • [20]SEC2BB20 (def=0x0) //
    • [21]SEC2BB21 (def=0x0) //
    • [22]SEC2BB22 (def=0x0) //
    • [23]SEC2BB23 (def=0x0) //
    • [24]SEC2BB24 (def=0x0) //
    • [25]SEC2BB25 (def=0x0) //
    • [26]SEC2BB26 (def=0x0) //
    • [27]SEC2BB27 (def=0x0) //
    • [28]SEC2BB28 (def=0x0) //
    • [29]SEC2BB29 (def=0x0) //
    • [30]SEC2BB30 (def=0x0) //
    • [31]SEC2BB31 (def=0x0) //
  • 0x500220C0FLASH_SECHDPCR// FLASH secure HDP control register

    • [0]HDP1_ACCDIS (def=0x0) // HDP1 area access disable When set, this bit is only cleared by a system reset.
    • [1]HDP2_ACCDIS (def=0x0) // HDP2 area access disable When set, this bit is only cleared by a system reset.
  • 0x500220C4FLASH_PRIVCFGR// FLASH privilege configuration register

    • [0]SPRIV (def=0x0) // Privileged protection for secure registers
    • [1]NSPRIV (def=0x0) // Privileged protection for non-secure registers
  • 0x500220D0FLASH_PRIV1BBR1// FLASH privilege block based bank 1 register 1

    • [0]PRIV1BB0 (def=0x0) //
    • [1]PRIV1BB1 (def=0x0) //
    • [2]PRIV1BB2 (def=0x0) //
    • [3]PRIV1BB3 (def=0x0) //
    • [4]PRIV1BB4 (def=0x0) //
    • [5]PRIV1BB5 (def=0x0) //
    • [6]PRIV1BB6 (def=0x0) //
    • [7]PRIV1BB7 (def=0x0) //
    • [8]PRIV1BB8 (def=0x0) //
    • [9]PRIV1BB9 (def=0x0) //
    • [10]PRIV1BB10 (def=0x0) //
    • [11]PRIV1BB11 (def=0x0) //
    • [12]PRIV1BB12 (def=0x0) //
    • [13]PRIV1BB13 (def=0x0) //
    • [14]PRIV1BB14 (def=0x0) //
    • [15]PRIV1BB15 (def=0x0) //
    • [16]PRIV1BB16 (def=0x0) //
    • [17]PRIV1BB17 (def=0x0) //
    • [18]PRIV1BB18 (def=0x0) //
    • [19]PRIV1BB19 (def=0x0) //
    • [20]PRIV1BB20 (def=0x0) //
    • [21]PRIV1BB21 (def=0x0) //
    • [22]PRIV1BB22 (def=0x0) //
    • [23]PRIV1BB23 (def=0x0) //
    • [24]PRIV1BB24 (def=0x0) //
    • [25]PRIV1BB25 (def=0x0) //
    • [26]PRIV1BB26 (def=0x0) //
    • [27]PRIV1BB27 (def=0x0) //
    • [28]PRIV1BB28 (def=0x0) //
    • [29]PRIV1BB29 (def=0x0) //
    • [30]PRIV1BB30 (def=0x0) //
    • [31]PRIV1BB31 (def=0x0) //
  • 0x500220D4FLASH_PRIV1BBR2// FLASH privilege block based bank 1 register 2

    • [0]PRIV1BB0 (def=0x0) //
    • [1]PRIV1BB1 (def=0x0) //
    • [2]PRIV1BB2 (def=0x0) //
    • [3]PRIV1BB3 (def=0x0) //
    • [4]PRIV1BB4 (def=0x0) //
    • [5]PRIV1BB5 (def=0x0) //
    • [6]PRIV1BB6 (def=0x0) //
    • [7]PRIV1BB7 (def=0x0) //
    • [8]PRIV1BB8 (def=0x0) //
    • [9]PRIV1BB9 (def=0x0) //
    • [10]PRIV1BB10 (def=0x0) //
    • [11]PRIV1BB11 (def=0x0) //
    • [12]PRIV1BB12 (def=0x0) //
    • [13]PRIV1BB13 (def=0x0) //
    • [14]PRIV1BB14 (def=0x0) //
    • [15]PRIV1BB15 (def=0x0) //
    • [16]PRIV1BB16 (def=0x0) //
    • [17]PRIV1BB17 (def=0x0) //
    • [18]PRIV1BB18 (def=0x0) //
    • [19]PRIV1BB19 (def=0x0) //
    • [20]PRIV1BB20 (def=0x0) //
    • [21]PRIV1BB21 (def=0x0) //
    • [22]PRIV1BB22 (def=0x0) //
    • [23]PRIV1BB23 (def=0x0) //
    • [24]PRIV1BB24 (def=0x0) //
    • [25]PRIV1BB25 (def=0x0) //
    • [26]PRIV1BB26 (def=0x0) //
    • [27]PRIV1BB27 (def=0x0) //
    • [28]PRIV1BB28 (def=0x0) //
    • [29]PRIV1BB29 (def=0x0) //
    • [30]PRIV1BB30 (def=0x0) //
    • [31]PRIV1BB31 (def=0x0) //
  • 0x500220D8FLASH_PRIV1BBR3// FLASH privilege block based bank 1 register 3

    • [0]PRIV1BB0 (def=0x0) //
    • [1]PRIV1BB1 (def=0x0) //
    • [2]PRIV1BB2 (def=0x0) //
    • [3]PRIV1BB3 (def=0x0) //
    • [4]PRIV1BB4 (def=0x0) //
    • [5]PRIV1BB5 (def=0x0) //
    • [6]PRIV1BB6 (def=0x0) //
    • [7]PRIV1BB7 (def=0x0) //
    • [8]PRIV1BB8 (def=0x0) //
    • [9]PRIV1BB9 (def=0x0) //
    • [10]PRIV1BB10 (def=0x0) //
    • [11]PRIV1BB11 (def=0x0) //
    • [12]PRIV1BB12 (def=0x0) //
    • [13]PRIV1BB13 (def=0x0) //
    • [14]PRIV1BB14 (def=0x0) //
    • [15]PRIV1BB15 (def=0x0) //
    • [16]PRIV1BB16 (def=0x0) //
    • [17]PRIV1BB17 (def=0x0) //
    • [18]PRIV1BB18 (def=0x0) //
    • [19]PRIV1BB19 (def=0x0) //
    • [20]PRIV1BB20 (def=0x0) //
    • [21]PRIV1BB21 (def=0x0) //
    • [22]PRIV1BB22 (def=0x0) //
    • [23]PRIV1BB23 (def=0x0) //
    • [24]PRIV1BB24 (def=0x0) //
    • [25]PRIV1BB25 (def=0x0) //
    • [26]PRIV1BB26 (def=0x0) //
    • [27]PRIV1BB27 (def=0x0) //
    • [28]PRIV1BB28 (def=0x0) //
    • [29]PRIV1BB29 (def=0x0) //
    • [30]PRIV1BB30 (def=0x0) //
    • [31]PRIV1BB31 (def=0x0) //
  • 0x500220DCFLASH_PRIV1BBR4// FLASH privilege block based bank 1 register 4

    • [0]PRIV1BB0 (def=0x0) //
    • [1]PRIV1BB1 (def=0x0) //
    • [2]PRIV1BB2 (def=0x0) //
    • [3]PRIV1BB3 (def=0x0) //
    • [4]PRIV1BB4 (def=0x0) //
    • [5]PRIV1BB5 (def=0x0) //
    • [6]PRIV1BB6 (def=0x0) //
    • [7]PRIV1BB7 (def=0x0) //
    • [8]PRIV1BB8 (def=0x0) //
    • [9]PRIV1BB9 (def=0x0) //
    • [10]PRIV1BB10 (def=0x0) //
    • [11]PRIV1BB11 (def=0x0) //
    • [12]PRIV1BB12 (def=0x0) //
    • [13]PRIV1BB13 (def=0x0) //
    • [14]PRIV1BB14 (def=0x0) //
    • [15]PRIV1BB15 (def=0x0) //
    • [16]PRIV1BB16 (def=0x0) //
    • [17]PRIV1BB17 (def=0x0) //
    • [18]PRIV1BB18 (def=0x0) //
    • [19]PRIV1BB19 (def=0x0) //
    • [20]PRIV1BB20 (def=0x0) //
    • [21]PRIV1BB21 (def=0x0) //
    • [22]PRIV1BB22 (def=0x0) //
    • [23]PRIV1BB23 (def=0x0) //
    • [24]PRIV1BB24 (def=0x0) //
    • [25]PRIV1BB25 (def=0x0) //
    • [26]PRIV1BB26 (def=0x0) //
    • [27]PRIV1BB27 (def=0x0) //
    • [28]PRIV1BB28 (def=0x0) //
    • [29]PRIV1BB29 (def=0x0) //
    • [30]PRIV1BB30 (def=0x0) //
    • [31]PRIV1BB31 (def=0x0) //
  • 0x500220E0FLASH_PRIV1BBR5// FLASH privilege block based bank 1 register 5

    • [0]PRIV1BB0 (def=0x0) //
    • [1]PRIV1BB1 (def=0x0) //
    • [2]PRIV1BB2 (def=0x0) //
    • [3]PRIV1BB3 (def=0x0) //
    • [4]PRIV1BB4 (def=0x0) //
    • [5]PRIV1BB5 (def=0x0) //
    • [6]PRIV1BB6 (def=0x0) //
    • [7]PRIV1BB7 (def=0x0) //
    • [8]PRIV1BB8 (def=0x0) //
    • [9]PRIV1BB9 (def=0x0) //
    • [10]PRIV1BB10 (def=0x0) //
    • [11]PRIV1BB11 (def=0x0) //
    • [12]PRIV1BB12 (def=0x0) //
    • [13]PRIV1BB13 (def=0x0) //
    • [14]PRIV1BB14 (def=0x0) //
    • [15]PRIV1BB15 (def=0x0) //
    • [16]PRIV1BB16 (def=0x0) //
    • [17]PRIV1BB17 (def=0x0) //
    • [18]PRIV1BB18 (def=0x0) //
    • [19]PRIV1BB19 (def=0x0) //
    • [20]PRIV1BB20 (def=0x0) //
    • [21]PRIV1BB21 (def=0x0) //
    • [22]PRIV1BB22 (def=0x0) //
    • [23]PRIV1BB23 (def=0x0) //
    • [24]PRIV1BB24 (def=0x0) //
    • [25]PRIV1BB25 (def=0x0) //
    • [26]PRIV1BB26 (def=0x0) //
    • [27]PRIV1BB27 (def=0x0) //
    • [28]PRIV1BB28 (def=0x0) //
    • [29]PRIV1BB29 (def=0x0) //
    • [30]PRIV1BB30 (def=0x0) //
    • [31]PRIV1BB31 (def=0x0) //
  • 0x500220E4FLASH_PRIV1BBR6// FLASH privilege block based bank 1 register 6

    • [0]PRIV1BB0 (def=0x0) //
    • [1]PRIV1BB1 (def=0x0) //
    • [2]PRIV1BB2 (def=0x0) //
    • [3]PRIV1BB3 (def=0x0) //
    • [4]PRIV1BB4 (def=0x0) //
    • [5]PRIV1BB5 (def=0x0) //
    • [6]PRIV1BB6 (def=0x0) //
    • [7]PRIV1BB7 (def=0x0) //
    • [8]PRIV1BB8 (def=0x0) //
    • [9]PRIV1BB9 (def=0x0) //
    • [10]PRIV1BB10 (def=0x0) //
    • [11]PRIV1BB11 (def=0x0) //
    • [12]PRIV1BB12 (def=0x0) //
    • [13]PRIV1BB13 (def=0x0) //
    • [14]PRIV1BB14 (def=0x0) //
    • [15]PRIV1BB15 (def=0x0) //
    • [16]PRIV1BB16 (def=0x0) //
    • [17]PRIV1BB17 (def=0x0) //
    • [18]PRIV1BB18 (def=0x0) //
    • [19]PRIV1BB19 (def=0x0) //
    • [20]PRIV1BB20 (def=0x0) //
    • [21]PRIV1BB21 (def=0x0) //
    • [22]PRIV1BB22 (def=0x0) //
    • [23]PRIV1BB23 (def=0x0) //
    • [24]PRIV1BB24 (def=0x0) //
    • [25]PRIV1BB25 (def=0x0) //
    • [26]PRIV1BB26 (def=0x0) //
    • [27]PRIV1BB27 (def=0x0) //
    • [28]PRIV1BB28 (def=0x0) //
    • [29]PRIV1BB29 (def=0x0) //
    • [30]PRIV1BB30 (def=0x0) //
    • [31]PRIV1BB31 (def=0x0) //
  • 0x500220E8FLASH_PRIV1BBR7// FLASH privilege block based bank 1 register 7

    • [0]PRIV1BB0 (def=0x0) //
    • [1]PRIV1BB1 (def=0x0) //
    • [2]PRIV1BB2 (def=0x0) //
    • [3]PRIV1BB3 (def=0x0) //
    • [4]PRIV1BB4 (def=0x0) //
    • [5]PRIV1BB5 (def=0x0) //
    • [6]PRIV1BB6 (def=0x0) //
    • [7]PRIV1BB7 (def=0x0) //
    • [8]PRIV1BB8 (def=0x0) //
    • [9]PRIV1BB9 (def=0x0) //
    • [10]PRIV1BB10 (def=0x0) //
    • [11]PRIV1BB11 (def=0x0) //
    • [12]PRIV1BB12 (def=0x0) //
    • [13]PRIV1BB13 (def=0x0) //
    • [14]PRIV1BB14 (def=0x0) //
    • [15]PRIV1BB15 (def=0x0) //
    • [16]PRIV1BB16 (def=0x0) //
    • [17]PRIV1BB17 (def=0x0) //
    • [18]PRIV1BB18 (def=0x0) //
    • [19]PRIV1BB19 (def=0x0) //
    • [20]PRIV1BB20 (def=0x0) //
    • [21]PRIV1BB21 (def=0x0) //
    • [22]PRIV1BB22 (def=0x0) //
    • [23]PRIV1BB23 (def=0x0) //
    • [24]PRIV1BB24 (def=0x0) //
    • [25]PRIV1BB25 (def=0x0) //
    • [26]PRIV1BB26 (def=0x0) //
    • [27]PRIV1BB27 (def=0x0) //
    • [28]PRIV1BB28 (def=0x0) //
    • [29]PRIV1BB29 (def=0x0) //
    • [30]PRIV1BB30 (def=0x0) //
    • [31]PRIV1BB31 (def=0x0) //
  • 0x500220ECFLASH_PRIV1BBR8// FLASH privilege block based bank 1 register 8

    • [0]PRIV1BB0 (def=0x0) //
    • [1]PRIV1BB1 (def=0x0) //
    • [2]PRIV1BB2 (def=0x0) //
    • [3]PRIV1BB3 (def=0x0) //
    • [4]PRIV1BB4 (def=0x0) //
    • [5]PRIV1BB5 (def=0x0) //
    • [6]PRIV1BB6 (def=0x0) //
    • [7]PRIV1BB7 (def=0x0) //
    • [8]PRIV1BB8 (def=0x0) //
    • [9]PRIV1BB9 (def=0x0) //
    • [10]PRIV1BB10 (def=0x0) //
    • [11]PRIV1BB11 (def=0x0) //
    • [12]PRIV1BB12 (def=0x0) //
    • [13]PRIV1BB13 (def=0x0) //
    • [14]PRIV1BB14 (def=0x0) //
    • [15]PRIV1BB15 (def=0x0) //
    • [16]PRIV1BB16 (def=0x0) //
    • [17]PRIV1BB17 (def=0x0) //
    • [18]PRIV1BB18 (def=0x0) //
    • [19]PRIV1BB19 (def=0x0) //
    • [20]PRIV1BB20 (def=0x0) //
    • [21]PRIV1BB21 (def=0x0) //
    • [22]PRIV1BB22 (def=0x0) //
    • [23]PRIV1BB23 (def=0x0) //
    • [24]PRIV1BB24 (def=0x0) //
    • [25]PRIV1BB25 (def=0x0) //
    • [26]PRIV1BB26 (def=0x0) //
    • [27]PRIV1BB27 (def=0x0) //
    • [28]PRIV1BB28 (def=0x0) //
    • [29]PRIV1BB29 (def=0x0) //
    • [30]PRIV1BB30 (def=0x0) //
    • [31]PRIV1BB31 (def=0x0) //
  • 0x500220F0FLASH_PRIV2BBR1// FLASH privilege block based bank 2 register 1

    • [0]PRIV2BB0 (def=0x0) //
    • [1]PRIV2BB1 (def=0x0) //
    • [2]PRIV2BB2 (def=0x0) //
    • [3]PRIV2BB3 (def=0x0) //
    • [4]PRIV2BB4 (def=0x0) //
    • [5]PRIV2BB5 (def=0x0) //
    • [6]PRIV2BB6 (def=0x0) //
    • [7]PRIV2BB7 (def=0x0) //
    • [8]PRIV2BB8 (def=0x0) //
    • [9]PRIV2BB9 (def=0x0) //
    • [10]PRIV2BB10 (def=0x0) //
    • [11]PRIV2BB11 (def=0x0) //
    • [12]PRIV2BB12 (def=0x0) //
    • [13]PRIV2BB13 (def=0x0) //
    • [14]PRIV2BB14 (def=0x0) //
    • [15]PRIV2BB15 (def=0x0) //
    • [16]PRIV2BB16 (def=0x0) //
    • [17]PRIV2BB17 (def=0x0) //
    • [18]PRIV2BB18 (def=0x0) //
    • [19]PRIV2BB19 (def=0x0) //
    • [20]PRIV2BB20 (def=0x0) //
    • [21]PRIV2BB21 (def=0x0) //
    • [22]PRIV2BB22 (def=0x0) //
    • [23]PRIV2BB23 (def=0x0) //
    • [24]PRIV2BB24 (def=0x0) //
    • [25]PRIV2BB25 (def=0x0) //
    • [26]PRIV2BB26 (def=0x0) //
    • [27]PRIV2BB27 (def=0x0) //
    • [28]PRIV2BB28 (def=0x0) //
    • [29]PRIV2BB29 (def=0x0) //
    • [30]PRIV2BB30 (def=0x0) //
    • [31]PRIV2BB31 (def=0x0) //
  • 0x500220F4FLASH_PRIV2BBR2// FLASH privilege block based bank 2 register 2

    • [0]PRIV2BB0 (def=0x0) //
    • [1]PRIV2BB1 (def=0x0) //
    • [2]PRIV2BB2 (def=0x0) //
    • [3]PRIV2BB3 (def=0x0) //
    • [4]PRIV2BB4 (def=0x0) //
    • [5]PRIV2BB5 (def=0x0) //
    • [6]PRIV2BB6 (def=0x0) //
    • [7]PRIV2BB7 (def=0x0) //
    • [8]PRIV2BB8 (def=0x0) //
    • [9]PRIV2BB9 (def=0x0) //
    • [10]PRIV2BB10 (def=0x0) //
    • [11]PRIV2BB11 (def=0x0) //
    • [12]PRIV2BB12 (def=0x0) //
    • [13]PRIV2BB13 (def=0x0) //
    • [14]PRIV2BB14 (def=0x0) //
    • [15]PRIV2BB15 (def=0x0) //
    • [16]PRIV2BB16 (def=0x0) //
    • [17]PRIV2BB17 (def=0x0) //
    • [18]PRIV2BB18 (def=0x0) //
    • [19]PRIV2BB19 (def=0x0) //
    • [20]PRIV2BB20 (def=0x0) //
    • [21]PRIV2BB21 (def=0x0) //
    • [22]PRIV2BB22 (def=0x0) //
    • [23]PRIV2BB23 (def=0x0) //
    • [24]PRIV2BB24 (def=0x0) //
    • [25]PRIV2BB25 (def=0x0) //
    • [26]PRIV2BB26 (def=0x0) //
    • [27]PRIV2BB27 (def=0x0) //
    • [28]PRIV2BB28 (def=0x0) //
    • [29]PRIV2BB29 (def=0x0) //
    • [30]PRIV2BB30 (def=0x0) //
    • [31]PRIV2BB31 (def=0x0) //
  • 0x500220F8FLASH_PRIV2BBR3// FLASH privilege block based bank 2 register 3

    • [0]PRIV2BB0 (def=0x0) //
    • [1]PRIV2BB1 (def=0x0) //
    • [2]PRIV2BB2 (def=0x0) //
    • [3]PRIV2BB3 (def=0x0) //
    • [4]PRIV2BB4 (def=0x0) //
    • [5]PRIV2BB5 (def=0x0) //
    • [6]PRIV2BB6 (def=0x0) //
    • [7]PRIV2BB7 (def=0x0) //
    • [8]PRIV2BB8 (def=0x0) //
    • [9]PRIV2BB9 (def=0x0) //
    • [10]PRIV2BB10 (def=0x0) //
    • [11]PRIV2BB11 (def=0x0) //
    • [12]PRIV2BB12 (def=0x0) //
    • [13]PRIV2BB13 (def=0x0) //
    • [14]PRIV2BB14 (def=0x0) //
    • [15]PRIV2BB15 (def=0x0) //
    • [16]PRIV2BB16 (def=0x0) //
    • [17]PRIV2BB17 (def=0x0) //
    • [18]PRIV2BB18 (def=0x0) //
    • [19]PRIV2BB19 (def=0x0) //
    • [20]PRIV2BB20 (def=0x0) //
    • [21]PRIV2BB21 (def=0x0) //
    • [22]PRIV2BB22 (def=0x0) //
    • [23]PRIV2BB23 (def=0x0) //
    • [24]PRIV2BB24 (def=0x0) //
    • [25]PRIV2BB25 (def=0x0) //
    • [26]PRIV2BB26 (def=0x0) //
    • [27]PRIV2BB27 (def=0x0) //
    • [28]PRIV2BB28 (def=0x0) //
    • [29]PRIV2BB29 (def=0x0) //
    • [30]PRIV2BB30 (def=0x0) //
    • [31]PRIV2BB31 (def=0x0) //
  • 0x500220FCFLASH_PRIV2BBR4// FLASH privilege block based bank 2 register 4

    • [0]PRIV2BB0 (def=0x0) //
    • [1]PRIV2BB1 (def=0x0) //
    • [2]PRIV2BB2 (def=0x0) //
    • [3]PRIV2BB3 (def=0x0) //
    • [4]PRIV2BB4 (def=0x0) //
    • [5]PRIV2BB5 (def=0x0) //
    • [6]PRIV2BB6 (def=0x0) //
    • [7]PRIV2BB7 (def=0x0) //
    • [8]PRIV2BB8 (def=0x0) //
    • [9]PRIV2BB9 (def=0x0) //
    • [10]PRIV2BB10 (def=0x0) //
    • [11]PRIV2BB11 (def=0x0) //
    • [12]PRIV2BB12 (def=0x0) //
    • [13]PRIV2BB13 (def=0x0) //
    • [14]PRIV2BB14 (def=0x0) //
    • [15]PRIV2BB15 (def=0x0) //
    • [16]PRIV2BB16 (def=0x0) //
    • [17]PRIV2BB17 (def=0x0) //
    • [18]PRIV2BB18 (def=0x0) //
    • [19]PRIV2BB19 (def=0x0) //
    • [20]PRIV2BB20 (def=0x0) //
    • [21]PRIV2BB21 (def=0x0) //
    • [22]PRIV2BB22 (def=0x0) //
    • [23]PRIV2BB23 (def=0x0) //
    • [24]PRIV2BB24 (def=0x0) //
    • [25]PRIV2BB25 (def=0x0) //
    • [26]PRIV2BB26 (def=0x0) //
    • [27]PRIV2BB27 (def=0x0) //
    • [28]PRIV2BB28 (def=0x0) //
    • [29]PRIV2BB29 (def=0x0) //
    • [30]PRIV2BB30 (def=0x0) //
    • [31]PRIV2BB31 (def=0x0) //
  • 0x50022100FLASH_PRIV2BBR5// FLASH privilege block based bank 2 register 5

    • [0]PRIV2BB0 (def=0x0) //
    • [1]PRIV2BB1 (def=0x0) //
    • [2]PRIV2BB2 (def=0x0) //
    • [3]PRIV2BB3 (def=0x0) //
    • [4]PRIV2BB4 (def=0x0) //
    • [5]PRIV2BB5 (def=0x0) //
    • [6]PRIV2BB6 (def=0x0) //
    • [7]PRIV2BB7 (def=0x0) //
    • [8]PRIV2BB8 (def=0x0) //
    • [9]PRIV2BB9 (def=0x0) //
    • [10]PRIV2BB10 (def=0x0) //
    • [11]PRIV2BB11 (def=0x0) //
    • [12]PRIV2BB12 (def=0x0) //
    • [13]PRIV2BB13 (def=0x0) //
    • [14]PRIV2BB14 (def=0x0) //
    • [15]PRIV2BB15 (def=0x0) //
    • [16]PRIV2BB16 (def=0x0) //
    • [17]PRIV2BB17 (def=0x0) //
    • [18]PRIV2BB18 (def=0x0) //
    • [19]PRIV2BB19 (def=0x0) //
    • [20]PRIV2BB20 (def=0x0) //
    • [21]PRIV2BB21 (def=0x0) //
    • [22]PRIV2BB22 (def=0x0) //
    • [23]PRIV2BB23 (def=0x0) //
    • [24]PRIV2BB24 (def=0x0) //
    • [25]PRIV2BB25 (def=0x0) //
    • [26]PRIV2BB26 (def=0x0) //
    • [27]PRIV2BB27 (def=0x0) //
    • [28]PRIV2BB28 (def=0x0) //
    • [29]PRIV2BB29 (def=0x0) //
    • [30]PRIV2BB30 (def=0x0) //
    • [31]PRIV2BB31 (def=0x0) //
  • 0x50022104FLASH_PRIV2BBR6// FLASH privilege block based bank 2 register 6

    • [0]PRIV2BB0 (def=0x0) //
    • [1]PRIV2BB1 (def=0x0) //
    • [2]PRIV2BB2 (def=0x0) //
    • [3]PRIV2BB3 (def=0x0) //
    • [4]PRIV2BB4 (def=0x0) //
    • [5]PRIV2BB5 (def=0x0) //
    • [6]PRIV2BB6 (def=0x0) //
    • [7]PRIV2BB7 (def=0x0) //
    • [8]PRIV2BB8 (def=0x0) //
    • [9]PRIV2BB9 (def=0x0) //
    • [10]PRIV2BB10 (def=0x0) //
    • [11]PRIV2BB11 (def=0x0) //
    • [12]PRIV2BB12 (def=0x0) //
    • [13]PRIV2BB13 (def=0x0) //
    • [14]PRIV2BB14 (def=0x0) //
    • [15]PRIV2BB15 (def=0x0) //
    • [16]PRIV2BB16 (def=0x0) //
    • [17]PRIV2BB17 (def=0x0) //
    • [18]PRIV2BB18 (def=0x0) //
    • [19]PRIV2BB19 (def=0x0) //
    • [20]PRIV2BB20 (def=0x0) //
    • [21]PRIV2BB21 (def=0x0) //
    • [22]PRIV2BB22 (def=0x0) //
    • [23]PRIV2BB23 (def=0x0) //
    • [24]PRIV2BB24 (def=0x0) //
    • [25]PRIV2BB25 (def=0x0) //
    • [26]PRIV2BB26 (def=0x0) //
    • [27]PRIV2BB27 (def=0x0) //
    • [28]PRIV2BB28 (def=0x0) //
    • [29]PRIV2BB29 (def=0x0) //
    • [30]PRIV2BB30 (def=0x0) //
    • [31]PRIV2BB31 (def=0x0) //
  • 0x50022108FLASH_PRIV2BBR7// FLASH privilege block based bank 2 register 7

    • [0]PRIV2BB0 (def=0x0) //
    • [1]PRIV2BB1 (def=0x0) //
    • [2]PRIV2BB2 (def=0x0) //
    • [3]PRIV2BB3 (def=0x0) //
    • [4]PRIV2BB4 (def=0x0) //
    • [5]PRIV2BB5 (def=0x0) //
    • [6]PRIV2BB6 (def=0x0) //
    • [7]PRIV2BB7 (def=0x0) //
    • [8]PRIV2BB8 (def=0x0) //
    • [9]PRIV2BB9 (def=0x0) //
    • [10]PRIV2BB10 (def=0x0) //
    • [11]PRIV2BB11 (def=0x0) //
    • [12]PRIV2BB12 (def=0x0) //
    • [13]PRIV2BB13 (def=0x0) //
    • [14]PRIV2BB14 (def=0x0) //
    • [15]PRIV2BB15 (def=0x0) //
    • [16]PRIV2BB16 (def=0x0) //
    • [17]PRIV2BB17 (def=0x0) //
    • [18]PRIV2BB18 (def=0x0) //
    • [19]PRIV2BB19 (def=0x0) //
    • [20]PRIV2BB20 (def=0x0) //
    • [21]PRIV2BB21 (def=0x0) //
    • [22]PRIV2BB22 (def=0x0) //
    • [23]PRIV2BB23 (def=0x0) //
    • [24]PRIV2BB24 (def=0x0) //
    • [25]PRIV2BB25 (def=0x0) //
    • [26]PRIV2BB26 (def=0x0) //
    • [27]PRIV2BB27 (def=0x0) //
    • [28]PRIV2BB28 (def=0x0) //
    • [29]PRIV2BB29 (def=0x0) //
    • [30]PRIV2BB30 (def=0x0) //
    • [31]PRIV2BB31 (def=0x0) //
  • 0x5002210CFLASH_PRIV2BBR8// FLASH privilege block based bank 2 register 8

    • [0]PRIV2BB0 (def=0x0) //
    • [1]PRIV2BB1 (def=0x0) //
    • [2]PRIV2BB2 (def=0x0) //
    • [3]PRIV2BB3 (def=0x0) //
    • [4]PRIV2BB4 (def=0x0) //
    • [5]PRIV2BB5 (def=0x0) //
    • [6]PRIV2BB6 (def=0x0) //
    • [7]PRIV2BB7 (def=0x0) //
    • [8]PRIV2BB8 (def=0x0) //
    • [9]PRIV2BB9 (def=0x0) //
    • [10]PRIV2BB10 (def=0x0) //
    • [11]PRIV2BB11 (def=0x0) //
    • [12]PRIV2BB12 (def=0x0) //
    • [13]PRIV2BB13 (def=0x0) //
    • [14]PRIV2BB14 (def=0x0) //
    • [15]PRIV2BB15 (def=0x0) //
    • [16]PRIV2BB16 (def=0x0) //
    • [17]PRIV2BB17 (def=0x0) //
    • [18]PRIV2BB18 (def=0x0) //
    • [19]PRIV2BB19 (def=0x0) //
    • [20]PRIV2BB20 (def=0x0) //
    • [21]PRIV2BB21 (def=0x0) //
    • [22]PRIV2BB22 (def=0x0) //
    • [23]PRIV2BB23 (def=0x0) //
    • [24]PRIV2BB24 (def=0x0) //
    • [25]PRIV2BB25 (def=0x0) //
    • [26]PRIV2BB26 (def=0x0) //
    • [27]PRIV2BB27 (def=0x0) //
    • [28]PRIV2BB28 (def=0x0) //
    • [29]PRIV2BB29 (def=0x0) //
    • [30]PRIV2BB30 (def=0x0) //
    • [31]PRIV2BB31 (def=0x0) //
• 0x40021400FMAC// Filter Math Accelerator

  • 0x40021400X1BUFCFG// FMAC X1 Buffer Configuration register

    • [0:7]X1_BASE (def=0x0) // Base address of X1 buffer
    • [8:15]X1_BUF_SIZE (def=0x0) // Allocated size of X1 buffer in 16-bit words
    • [24:25]FULL_WM (def=0x0) // Watermark for buffer full flag
  • 0x40021404X2BUFCFG// FMAC X2 Buffer Configuration register

    • [0:7]X2_BASE (def=0x0) // Base address of X2 buffer
    • [8:15]X2_BUF_SIZE (def=0x0) // Size of X2 buffer in 16-bit words
  • 0x40021408YBUFCFG// FMAC Y Buffer Configuration register

    • [0:7]Y_BASE (def=0x0) // Base address of Y buffer
    • [8:15]Y_BUF_SIZE (def=0x0) // Size of Y buffer in 16-bit words
    • [24:25]EMPTY_WM (def=0x0) // Watermark for buffer empty flag
  • 0x4002140CPARAM// FMAC Parameter register

    • [31]START (def=0x0) // Enable execution
    • [24:30]FUNC (def=0x0) // Function
    • [16:23]R (def=0x0) // Input parameter R
    • [8:15]Q (def=0x0) // Input parameter Q
    • [0:7]P (def=0x0) // Input parameter P
  • 0x40021410CR// FMAC Control register

    • [16]RESET (def=0x0) // Reset FMAC unit
    • [15]CLIPEN (def=0x0) // Enable clipping
    • [9]DMAWEN (def=0x0) // Enable DMA write channel requests
    • [8]DMAREN (def=0x0) // Enable DMA read channel requests
    • [4]SATIEN (def=0x0) // Enable saturation error interrupts
    • [3]UNFLIEN (def=0x0) // Enable underflow error interrupts
    • [2]OVFLIEN (def=0x0) // Enable overflow error interrupts
    • [1]WIEN (def=0x0) // Enable write interrupt
    • [0]RIEN (def=0x0) // Enable read interrupt
  • 0x40021414SR// FMAC Status register

    • [0]YEMPTY (def=0x1) // Y buffer empty flag
    • [1]X1FULL (def=0x0) // X1 buffer full flag
    • [8]OVFL (def=0x0) // Overflow error flag
    • [9]UNFL (def=0x0) // Underflow error flag
    • [10]SAT (def=0x0) // Saturation error flag
  • 0x40021418WDATA// FMAC Write Data register

    • [0:15]WDATA (def=0x0) // Write data
  • 0x4002141CRDATA// FMAC Read Data register

    • [0:15]RDATA (def=0x0) // Read data
  interrupts:
  • [124] FMAC // FMAC interrupt
• 0x50021400SEC_FMAC//

  • 0x50021400X1BUFCFG// FMAC X1 Buffer Configuration register

    • [0:7]X1_BASE (def=0x0) // Base address of X1 buffer
    • [8:15]X1_BUF_SIZE (def=0x0) // Allocated size of X1 buffer in 16-bit words
    • [24:25]FULL_WM (def=0x0) // Watermark for buffer full flag
  • 0x50021404X2BUFCFG// FMAC X2 Buffer Configuration register

    • [0:7]X2_BASE (def=0x0) // Base address of X2 buffer
    • [8:15]X2_BUF_SIZE (def=0x0) // Size of X2 buffer in 16-bit words
  • 0x50021408YBUFCFG// FMAC Y Buffer Configuration register

    • [0:7]Y_BASE (def=0x0) // Base address of Y buffer
    • [8:15]Y_BUF_SIZE (def=0x0) // Size of Y buffer in 16-bit words
    • [24:25]EMPTY_WM (def=0x0) // Watermark for buffer empty flag
  • 0x5002140CPARAM// FMAC Parameter register

    • [31]START (def=0x0) // Enable execution
    • [24:30]FUNC (def=0x0) // Function
    • [16:23]R (def=0x0) // Input parameter R
    • [8:15]Q (def=0x0) // Input parameter Q
    • [0:7]P (def=0x0) // Input parameter P
  • 0x50021410CR// FMAC Control register

    • [16]RESET (def=0x0) // Reset FMAC unit
    • [15]CLIPEN (def=0x0) // Enable clipping
    • [9]DMAWEN (def=0x0) // Enable DMA write channel requests
    • [8]DMAREN (def=0x0) // Enable DMA read channel requests
    • [4]SATIEN (def=0x0) // Enable saturation error interrupts
    • [3]UNFLIEN (def=0x0) // Enable underflow error interrupts
    • [2]OVFLIEN (def=0x0) // Enable overflow error interrupts
    • [1]WIEN (def=0x0) // Enable write interrupt
    • [0]RIEN (def=0x0) // Enable read interrupt
  • 0x50021414SR// FMAC Status register

    • [0]YEMPTY (def=0x1) // Y buffer empty flag
    • [1]X1FULL (def=0x0) // X1 buffer full flag
    • [8]OVFL (def=0x0) // Overflow error flag
    • [9]UNFL (def=0x0) // Underflow error flag
    • [10]SAT (def=0x0) // Saturation error flag
  • 0x50021418WDATA// FMAC Write Data register

    • [0:15]WDATA (def=0x0) // Write data
  • 0x5002141CRDATA// FMAC Read Data register

    • [0:15]RDATA (def=0x0) // Read data
• 0x420D0400FMC// FMC

  • 0x420D0400BCR1// SRAM/NOR-Flash chip-select control register for bank 1

    • [0]MBKEN (def=0x1) // Memory bank enable bit
    • [1]MUXEN (def=0x1) // Address/data multiplexing enable bit
    • [2:3]MTYP (def=0x2) // Memory type
    • [4:5]MWID (def=0x1) // Memory data bus width
    • [6]FACCEN (def=0x1) // Flash access enable
    • [8]BURSTEN (def=0x0) // Burst enable bit
    • [9]WAITPOL (def=0x0) // Wait signal polarity bit
    • [11]WAITCFG (def=0x0) // Wait timing configuration
    • [12]WREN (def=0x1) // Write enable bit
    • [13]WAITEN (def=0x1) // Wait enable bit
    • [14]EXTMOD (def=0x0) // Extended mode enable
    • [15]ASYNCWAIT (def=0x0) // Wait signal during asynchronous transfers
    • [16:18]CPSIZE (def=0x0) // CRAM Page Size
    • [19]CBURSTRW (def=0x0) // Write burst enable
    • [20]CCLKEN (def=0x0) // Continuous clock enable
    • [21]WFDIS (def=0x0) // Write FIFO disable
    • [22:23]NBLSET (def=0x0) // Byte lane (NBL) setup
    • [31]FMCEN (def=0x0) // FMC controller enable
  • 0x420D0408BCR2// SRAM/NOR-Flash chip-select control register for bank 2

    • [0]MBKEN (def=0x0) // Memory bank enable bit
    • [1]MUXEN (def=0x1) // Address/data multiplexing enable bit
    • [2:3]MTYP (def=0x0) // Memory type
    • [4:5]MWID (def=0x1) // Memory data bus width
    • [6]FACCEN (def=0x1) // Flash access enable
    • [8]BURSTEN (def=0x0) // Burst enable bit
    • [9]WAITPOL (def=0x0) // Wait signal polarity bit
    • [11]WAITCFG (def=0x0) // Wait timing configuration
    • [12]WREN (def=0x1) // Write enable bit
    • [13]WAITEN (def=0x1) // Wait enable bit
    • [14]EXTMOD (def=0x0) // Extended mode enable
    • [15]ASYNCWAIT (def=0x0) // Wait signal during asynchronous transfers
    • [16:18]CPSIZE (def=0x0) // CRAM Page Size
    • [19]CBURSTRW (def=0x0) // Write burst enable
    • [20]CCLKEN (def=0x0) // Continuous clock enable
    • [21]WFDIS (def=0x0) // Write FIFO disable
    • [22:23]NBLSET (def=0x0) // Byte lane (NBL) setup
    • [31]FMCEN (def=0x0) // FMC controller enable
  • 0x420D0410BCR3// SRAM/NOR-Flash chip-select control register for bank 3

    • [0]MBKEN (def=0x0) // Memory bank enable bit
    • [1]MUXEN (def=0x1) // Address/data multiplexing enable bit
    • [2:3]MTYP (def=0x0) // Memory type
    • [4:5]MWID (def=0x1) // Memory data bus width
    • [6]FACCEN (def=0x1) // Flash access enable
    • [8]BURSTEN (def=0x0) // Burst enable bit
    • [9]WAITPOL (def=0x0) // Wait signal polarity bit
    • [11]WAITCFG (def=0x0) // Wait timing configuration
    • [12]WREN (def=0x1) // Write enable bit
    • [13]WAITEN (def=0x1) // Wait enable bit
    • [14]EXTMOD (def=0x0) // Extended mode enable
    • [15]ASYNCWAIT (def=0x0) // Wait signal during asynchronous transfers
    • [16:18]CPSIZE (def=0x0) // CRAM Page Size
    • [19]CBURSTRW (def=0x0) // Write burst enable
    • [20]CCLKEN (def=0x0) // Continuous clock enable
    • [21]WFDIS (def=0x0) // Write FIFO disable
    • [22:23]NBLSET (def=0x0) // Byte lane (NBL) setup
    • [31]FMCEN (def=0x0) // FMC controller enable
  • 0x420D0418BCR4// SRAM/NOR-Flash chip-select control register for bank 4

    • [0]MBKEN (def=0x0) // Memory bank enable bit
    • [1]MUXEN (def=0x1) // Address/data multiplexing enable bit
    • [2:3]MTYP (def=0x0) // Memory type
    • [4:5]MWID (def=0x1) // Memory data bus width
    • [6]FACCEN (def=0x1) // Flash access enable
    • [8]BURSTEN (def=0x0) // Burst enable bit
    • [9]WAITPOL (def=0x0) // Wait signal polarity bit
    • [11]WAITCFG (def=0x0) // Wait timing configuration
    • [12]WREN (def=0x1) // Write enable bit
    • [13]WAITEN (def=0x1) // Wait enable bit
    • [14]EXTMOD (def=0x0) // Extended mode enable
    • [15]ASYNCWAIT (def=0x0) // Wait signal during asynchronous transfers
    • [16:18]CPSIZE (def=0x0) // CRAM Page Size
    • [19]CBURSTRW (def=0x0) // Write burst enable
    • [20]CCLKEN (def=0x0) // Continuous clock enable
    • [21]WFDIS (def=0x0) // Write FIFO disable
    • [22:23]NBLSET (def=0x0) // Byte lane (NBL) setup
    • [31]FMCEN (def=0x0) // FMC controller enable
  • 0x420D0404BTR1// SRAM/NOR-Flash chip-select timing register for bank 1

    • [0:3]ADDSET (def=0xF) // Address setup phase duration
    • [4:7]ADDHLD (def=0xF) // Address-hold phase duration
    • [8:15]DATAST (def=0xFF) // Data-phase duration
    • [16:19]BUSTURN (def=0xF) // Bus turnaround phase duration
    • [20:23]CLKDIV (def=0xF) // Clock divide ratio (for FMC_CLK signal)
    • [24:27]DATLAT (def=0xF) // Data latency for synchronous memory
    • [28:29]ACCMOD (def=0x0) // Access mode
    • [30:31]DATAHLD (def=0x0) // Data hold phase duration
  • 0x420D040CBTR2// SRAM/NOR-Flash chip-select timing register for bank 2

    • [0:3]ADDSET (def=0xF) // Address setup phase duration
    • [4:7]ADDHLD (def=0xF) // Address-hold phase duration
    • [8:15]DATAST (def=0xFF) // Data-phase duration
    • [16:19]BUSTURN (def=0xF) // Bus turnaround phase duration
    • [20:23]CLKDIV (def=0xF) // Clock divide ratio (for FMC_CLK signal)
    • [24:27]DATLAT (def=0xF) // Data latency for synchronous memory
    • [28:29]ACCMOD (def=0x0) // Access mode
    • [30:31]DATAHLD (def=0x0) // Data hold phase duration
  • 0x420D0414BTR3// SRAM/NOR-Flash chip-select timing register for bank 3

    • [0:3]ADDSET (def=0xF) // Address setup phase duration
    • [4:7]ADDHLD (def=0xF) // Address-hold phase duration
    • [8:15]DATAST (def=0xFF) // Data-phase duration
    • [16:19]BUSTURN (def=0xF) // Bus turnaround phase duration
    • [20:23]CLKDIV (def=0xF) // Clock divide ratio (for FMC_CLK signal)
    • [24:27]DATLAT (def=0xF) // Data latency for synchronous memory
    • [28:29]ACCMOD (def=0x0) // Access mode
    • [30:31]DATAHLD (def=0x0) // Data hold phase duration
  • 0x420D041CBTR4// SRAM/NOR-Flash chip-select timing register for bank 4

    • [0:3]ADDSET (def=0xF) // Address setup phase duration
    • [4:7]ADDHLD (def=0xF) // Address-hold phase duration
    • [8:15]DATAST (def=0xFF) // Data-phase duration
    • [16:19]BUSTURN (def=0xF) // Bus turnaround phase duration
    • [20:23]CLKDIV (def=0xF) // Clock divide ratio (for FMC_CLK signal)
    • [24:27]DATLAT (def=0xF) // Data latency for synchronous memory
    • [28:29]ACCMOD (def=0x0) // Access mode
    • [30:31]DATAHLD (def=0x0) // Data hold phase duration
  • 0x420D0504BWTR1// SRAM/NOR-Flash write timing registers 1

    • [0:3]ADDSET (def=0xF) // Address setup phase duration
    • [4:7]ADDHLD (def=0xF) // Address-hold phase duration
    • [8:15]DATAST (def=0xFF) // Data-phase duration
    • [16:19]BUSTURN (def=0xF) // Bus turnaround phase duration
    • [28:29]ACCMOD (def=0x0) // Access mode
    • [30:31]DATAHLD (def=0x0) // Data hold phase duration
  • 0x420D050CBWTR2// SRAM/NOR-Flash write timing registers 2

    • [0:3]ADDSET (def=0xF) // Address setup phase duration
    • [4:7]ADDHLD (def=0xF) // Address-hold phase duration
    • [8:15]DATAST (def=0xFF) // Data-phase duration
    • [16:19]BUSTURN (def=0xF) // Bus turnaround phase duration
    • [28:29]ACCMOD (def=0x0) // Access mode
    • [30:31]DATAHLD (def=0x0) // Data hold phase duration
  • 0x420D0514BWTR3// SRAM/NOR-Flash write timing registers 3

    • [0:3]ADDSET (def=0xF) // Address setup phase duration
    • [4:7]ADDHLD (def=0xF) // Address-hold phase duration
    • [8:15]DATAST (def=0xFF) // Data-phase duration
    • [16:19]BUSTURN (def=0xF) // Bus turnaround phase duration
    • [28:29]ACCMOD (def=0x0) // Access mode
    • [30:31]DATAHLD (def=0x0) // Data hold phase duration
  • 0x420D051CBWTR4// SRAM/NOR-Flash write timing registers 4

    • [0:3]ADDSET (def=0xF) // Address setup phase duration
    • [4:7]ADDHLD (def=0xF) // Address-hold phase duration
    • [8:15]DATAST (def=0xFF) // Data-phase duration
    • [16:19]BUSTURN (def=0xF) // Bus turnaround phase duration
    • [28:29]ACCMOD (def=0x0) // Access mode
    • [30:31]DATAHLD (def=0x0) // Data hold phase duration
  • 0x420D0420PCSCNTR// PSRAM chip select counter register

    • [0:15]CSCOUNT (def=0x0) // Chip select counter
    • [16]CNTB1EN (def=0x0) // Counter Bank 1 enable
    • [17]CNTB2EN (def=0x0) // Counter Bank 2 enable
    • [18]CNTB3EN (def=0x0) // Counter Bank 3 enable
    • [19]CNTB4EN (def=0x0) // Counter Bank 4 enable
  • 0x420D0480PCR// NAND Flash control registers

    • [1]PWAITEN (def=0x0) // Wait feature enable bit
    • [2]PBKEN (def=0x0) // NAND Flash memory bank enable bit
    • [3]PTYP (def=0x1) // Memory type
    • [4:5]PWID (def=0x1) // Data bus width
    • [6]ECCEN (def=0x0) // ECC computation logic enable bit
    • [9:12]TCLR (def=0x0) // CLE to RE delay
    • [13:15]TAR (def=0x0) // ALE to RE delay
    • [17:19]ECCPS (def=0x0) // ECC page size
  • 0x420D0484SR// status and interrupt register

    • [0]IRS (def=0x0) // Interrupt rising edge status The flag is set by hardware and reset by software. Note:
    • [1]ILS (def=0x0) // Interrupt high-level status The flag is set by hardware and reset by software.
    • [2]IFS (def=0x0) // Interrupt falling edge status The flag is set by hardware and reset by software. Note
    • [3]IREN (def=0x0) // Interrupt rising edge detection enable bit
    • [4]ILEN (def=0x0) // Interrupt high-level detection enable bit
    • [5]IFEN (def=0x0) // Interrupt falling edge detection enable bit
    • [6]FEMPT (def=0x1) // FIFO empty. Read-only bit that provides the status of the FIFO
  • 0x420D0488PMEM// Common memory space timing register

    • [0:7]MEMSET (def=0xFC) // Common memory x setup time These bits define the number of KCK_FMC (+1) clock cycles
    • [8:15]MEMWAIT (def=0xFC) // Common memory wait time These bits define the minimum number of KCK_FMC (+1) clock
    • [16:23]MEMHOLD (def=0xFC) // Common memory hold time These bits define the number of KCK_FMC clock cycles for writ
    • [24:31]MEMHIZ (def=0xFC) // Common memory x data bus Hi-Z time These bits define the number of KCK_FMC clock cycl
  • 0x420D048CPATT// The FMC_PATT read/write register contains the timing information for NAND Flash memory ba

    • [0:7]ATTSET (def=0xFC) // Attribute memory setup time These bits define the number of KCK_FMC (+1) clock cycles
    • [8:15]ATTWAIT (def=0xFC) // Attribute memory wait time These bits define the minimum number of x KCK_FMC (+1) clo
    • [16:23]ATTHOLD (def=0xFC) // Attribute memory hold time These bits define the number of KCK_FMC clock cycles durin
    • [24:31]ATTHIZ (def=0xFC) // Attribute memory data bus Hi-Z time These bits define the number of KCK_FMC clock cyc
  • 0x420D0494ECCR// This register contain the current error correction code value computed by the ECC computa

    • [0:31]ECC (def=0x0) // ECC result This field contains the value computed by the ECC computation logic. Table
  interrupts:
  • [75] FMC // FMC global interrupt
• 0x520D0400SEC_FMC//

  • 0x520D0400BCR1// SRAM/NOR-Flash chip-select control register for bank 1

    • [0]MBKEN (def=0x1) // Memory bank enable bit
    • [1]MUXEN (def=0x1) // Address/data multiplexing enable bit
    • [2:3]MTYP (def=0x2) // Memory type
    • [4:5]MWID (def=0x1) // Memory data bus width
    • [6]FACCEN (def=0x1) // Flash access enable
    • [8]BURSTEN (def=0x0) // Burst enable bit
    • [9]WAITPOL (def=0x0) // Wait signal polarity bit
    • [11]WAITCFG (def=0x0) // Wait timing configuration
    • [12]WREN (def=0x1) // Write enable bit
    • [13]WAITEN (def=0x1) // Wait enable bit
    • [14]EXTMOD (def=0x0) // Extended mode enable
    • [15]ASYNCWAIT (def=0x0) // Wait signal during asynchronous transfers
    • [16:18]CPSIZE (def=0x0) // CRAM Page Size
    • [19]CBURSTRW (def=0x0) // Write burst enable
    • [20]CCLKEN (def=0x0) // Continuous clock enable
    • [21]WFDIS (def=0x0) // Write FIFO disable
    • [22:23]NBLSET (def=0x0) // Byte lane (NBL) setup
    • [31]FMCEN (def=0x0) // FMC controller enable
  • 0x520D0408BCR2// SRAM/NOR-Flash chip-select control register for bank 2

    • [0]MBKEN (def=0x0) // Memory bank enable bit
    • [1]MUXEN (def=0x1) // Address/data multiplexing enable bit
    • [2:3]MTYP (def=0x0) // Memory type
    • [4:5]MWID (def=0x1) // Memory data bus width
    • [6]FACCEN (def=0x1) // Flash access enable
    • [8]BURSTEN (def=0x0) // Burst enable bit
    • [9]WAITPOL (def=0x0) // Wait signal polarity bit
    • [11]WAITCFG (def=0x0) // Wait timing configuration
    • [12]WREN (def=0x1) // Write enable bit
    • [13]WAITEN (def=0x1) // Wait enable bit
    • [14]EXTMOD (def=0x0) // Extended mode enable
    • [15]ASYNCWAIT (def=0x0) // Wait signal during asynchronous transfers
    • [16:18]CPSIZE (def=0x0) // CRAM Page Size
    • [19]CBURSTRW (def=0x0) // Write burst enable
    • [20]CCLKEN (def=0x0) // Continuous clock enable
    • [21]WFDIS (def=0x0) // Write FIFO disable
    • [22:23]NBLSET (def=0x0) // Byte lane (NBL) setup
    • [31]FMCEN (def=0x0) // FMC controller enable
  • 0x520D0410BCR3// SRAM/NOR-Flash chip-select control register for bank 3

    • [0]MBKEN (def=0x0) // Memory bank enable bit
    • [1]MUXEN (def=0x1) // Address/data multiplexing enable bit
    • [2:3]MTYP (def=0x0) // Memory type
    • [4:5]MWID (def=0x1) // Memory data bus width
    • [6]FACCEN (def=0x1) // Flash access enable
    • [8]BURSTEN (def=0x0) // Burst enable bit
    • [9]WAITPOL (def=0x0) // Wait signal polarity bit
    • [11]WAITCFG (def=0x0) // Wait timing configuration
    • [12]WREN (def=0x1) // Write enable bit
    • [13]WAITEN (def=0x1) // Wait enable bit
    • [14]EXTMOD (def=0x0) // Extended mode enable
    • [15]ASYNCWAIT (def=0x0) // Wait signal during asynchronous transfers
    • [16:18]CPSIZE (def=0x0) // CRAM Page Size
    • [19]CBURSTRW (def=0x0) // Write burst enable
    • [20]CCLKEN (def=0x0) // Continuous clock enable
    • [21]WFDIS (def=0x0) // Write FIFO disable
    • [22:23]NBLSET (def=0x0) // Byte lane (NBL) setup
    • [31]FMCEN (def=0x0) // FMC controller enable
  • 0x520D0418BCR4// SRAM/NOR-Flash chip-select control register for bank 4

    • [0]MBKEN (def=0x0) // Memory bank enable bit
    • [1]MUXEN (def=0x1) // Address/data multiplexing enable bit
    • [2:3]MTYP (def=0x0) // Memory type
    • [4:5]MWID (def=0x1) // Memory data bus width
    • [6]FACCEN (def=0x1) // Flash access enable
    • [8]BURSTEN (def=0x0) // Burst enable bit
    • [9]WAITPOL (def=0x0) // Wait signal polarity bit
    • [11]WAITCFG (def=0x0) // Wait timing configuration
    • [12]WREN (def=0x1) // Write enable bit
    • [13]WAITEN (def=0x1) // Wait enable bit
    • [14]EXTMOD (def=0x0) // Extended mode enable
    • [15]ASYNCWAIT (def=0x0) // Wait signal during asynchronous transfers
    • [16:18]CPSIZE (def=0x0) // CRAM Page Size
    • [19]CBURSTRW (def=0x0) // Write burst enable
    • [20]CCLKEN (def=0x0) // Continuous clock enable
    • [21]WFDIS (def=0x0) // Write FIFO disable
    • [22:23]NBLSET (def=0x0) // Byte lane (NBL) setup
    • [31]FMCEN (def=0x0) // FMC controller enable
  • 0x520D0404BTR1// SRAM/NOR-Flash chip-select timing register for bank 1

    • [0:3]ADDSET (def=0xF) // Address setup phase duration
    • [4:7]ADDHLD (def=0xF) // Address-hold phase duration
    • [8:15]DATAST (def=0xFF) // Data-phase duration
    • [16:19]BUSTURN (def=0xF) // Bus turnaround phase duration
    • [20:23]CLKDIV (def=0xF) // Clock divide ratio (for FMC_CLK signal)
    • [24:27]DATLAT (def=0xF) // Data latency for synchronous memory
    • [28:29]ACCMOD (def=0x0) // Access mode
    • [30:31]DATAHLD (def=0x0) // Data hold phase duration
  • 0x520D040CBTR2// SRAM/NOR-Flash chip-select timing register for bank 2

    • [0:3]ADDSET (def=0xF) // Address setup phase duration
    • [4:7]ADDHLD (def=0xF) // Address-hold phase duration
    • [8:15]DATAST (def=0xFF) // Data-phase duration
    • [16:19]BUSTURN (def=0xF) // Bus turnaround phase duration
    • [20:23]CLKDIV (def=0xF) // Clock divide ratio (for FMC_CLK signal)
    • [24:27]DATLAT (def=0xF) // Data latency for synchronous memory
    • [28:29]ACCMOD (def=0x0) // Access mode
    • [30:31]DATAHLD (def=0x0) // Data hold phase duration
  • 0x520D0414BTR3// SRAM/NOR-Flash chip-select timing register for bank 3

    • [0:3]ADDSET (def=0xF) // Address setup phase duration
    • [4:7]ADDHLD (def=0xF) // Address-hold phase duration
    • [8:15]DATAST (def=0xFF) // Data-phase duration
    • [16:19]BUSTURN (def=0xF) // Bus turnaround phase duration
    • [20:23]CLKDIV (def=0xF) // Clock divide ratio (for FMC_CLK signal)
    • [24:27]DATLAT (def=0xF) // Data latency for synchronous memory
    • [28:29]ACCMOD (def=0x0) // Access mode
    • [30:31]DATAHLD (def=0x0) // Data hold phase duration
  • 0x520D041CBTR4// SRAM/NOR-Flash chip-select timing register for bank 4

    • [0:3]ADDSET (def=0xF) // Address setup phase duration
    • [4:7]ADDHLD (def=0xF) // Address-hold phase duration
    • [8:15]DATAST (def=0xFF) // Data-phase duration
    • [16:19]BUSTURN (def=0xF) // Bus turnaround phase duration
    • [20:23]CLKDIV (def=0xF) // Clock divide ratio (for FMC_CLK signal)
    • [24:27]DATLAT (def=0xF) // Data latency for synchronous memory
    • [28:29]ACCMOD (def=0x0) // Access mode
    • [30:31]DATAHLD (def=0x0) // Data hold phase duration
  • 0x520D0504BWTR1// SRAM/NOR-Flash write timing registers 1

    • [0:3]ADDSET (def=0xF) // Address setup phase duration
    • [4:7]ADDHLD (def=0xF) // Address-hold phase duration
    • [8:15]DATAST (def=0xFF) // Data-phase duration
    • [16:19]BUSTURN (def=0xF) // Bus turnaround phase duration
    • [28:29]ACCMOD (def=0x0) // Access mode
    • [30:31]DATAHLD (def=0x0) // Data hold phase duration
  • 0x520D050CBWTR2// SRAM/NOR-Flash write timing registers 2

    • [0:3]ADDSET (def=0xF) // Address setup phase duration
    • [4:7]ADDHLD (def=0xF) // Address-hold phase duration
    • [8:15]DATAST (def=0xFF) // Data-phase duration
    • [16:19]BUSTURN (def=0xF) // Bus turnaround phase duration
    • [28:29]ACCMOD (def=0x0) // Access mode
    • [30:31]DATAHLD (def=0x0) // Data hold phase duration
  • 0x520D0514BWTR3// SRAM/NOR-Flash write timing registers 3

    • [0:3]ADDSET (def=0xF) // Address setup phase duration
    • [4:7]ADDHLD (def=0xF) // Address-hold phase duration
    • [8:15]DATAST (def=0xFF) // Data-phase duration
    • [16:19]BUSTURN (def=0xF) // Bus turnaround phase duration
    • [28:29]ACCMOD (def=0x0) // Access mode
    • [30:31]DATAHLD (def=0x0) // Data hold phase duration
  • 0x520D051CBWTR4// SRAM/NOR-Flash write timing registers 4

    • [0:3]ADDSET (def=0xF) // Address setup phase duration
    • [4:7]ADDHLD (def=0xF) // Address-hold phase duration
    • [8:15]DATAST (def=0xFF) // Data-phase duration
    • [16:19]BUSTURN (def=0xF) // Bus turnaround phase duration
    • [28:29]ACCMOD (def=0x0) // Access mode
    • [30:31]DATAHLD (def=0x0) // Data hold phase duration
  • 0x520D0420PCSCNTR// PSRAM chip select counter register

    • [0:15]CSCOUNT (def=0x0) // Chip select counter
    • [16]CNTB1EN (def=0x0) // Counter Bank 1 enable
    • [17]CNTB2EN (def=0x0) // Counter Bank 2 enable
    • [18]CNTB3EN (def=0x0) // Counter Bank 3 enable
    • [19]CNTB4EN (def=0x0) // Counter Bank 4 enable
  • 0x520D0480PCR// NAND Flash control registers

    • [1]PWAITEN (def=0x0) // Wait feature enable bit
    • [2]PBKEN (def=0x0) // NAND Flash memory bank enable bit
    • [3]PTYP (def=0x1) // Memory type
    • [4:5]PWID (def=0x1) // Data bus width
    • [6]ECCEN (def=0x0) // ECC computation logic enable bit
    • [9:12]TCLR (def=0x0) // CLE to RE delay
    • [13:15]TAR (def=0x0) // ALE to RE delay
    • [17:19]ECCPS (def=0x0) // ECC page size
  • 0x520D0484SR// status and interrupt register

    • [0]IRS (def=0x0) // Interrupt rising edge status The flag is set by hardware and reset by software. Note:
    • [1]ILS (def=0x0) // Interrupt high-level status The flag is set by hardware and reset by software.
    • [2]IFS (def=0x0) // Interrupt falling edge status The flag is set by hardware and reset by software. Note
    • [3]IREN (def=0x0) // Interrupt rising edge detection enable bit
    • [4]ILEN (def=0x0) // Interrupt high-level detection enable bit
    • [5]IFEN (def=0x0) // Interrupt falling edge detection enable bit
    • [6]FEMPT (def=0x1) // FIFO empty. Read-only bit that provides the status of the FIFO
  • 0x520D0488PMEM// Common memory space timing register

    • [0:7]MEMSET (def=0xFC) // Common memory x setup time These bits define the number of KCK_FMC (+1) clock cycles
    • [8:15]MEMWAIT (def=0xFC) // Common memory wait time These bits define the minimum number of KCK_FMC (+1) clock
    • [16:23]MEMHOLD (def=0xFC) // Common memory hold time These bits define the number of KCK_FMC clock cycles for writ
    • [24:31]MEMHIZ (def=0xFC) // Common memory x data bus Hi-Z time These bits define the number of KCK_FMC clock cycl
  • 0x520D048CPATT// The FMC_PATT read/write register contains the timing information for NAND Flash memory ba

    • [0:7]ATTSET (def=0xFC) // Attribute memory setup time These bits define the number of KCK_FMC (+1) clock cycles
    • [8:15]ATTWAIT (def=0xFC) // Attribute memory wait time These bits define the minimum number of x KCK_FMC (+1) clo
    • [16:23]ATTHOLD (def=0xFC) // Attribute memory hold time These bits define the number of KCK_FMC clock cycles durin
    • [24:31]ATTHIZ (def=0xFC) // Attribute memory data bus Hi-Z time These bits define the number of KCK_FMC clock cyc
  • 0x520D0494ECCR// This register contain the current error correction code value computed by the ECC computa

    • [0:31]ECC (def=0x0) // ECC result This field contains the value computed by the ECC computation logic. Table
• 0x4002C000GFXMMU// GFXMMU

  • 0x4002C000GFXMMU_CR// GFXMMU configuration register

    • [0]B0OIE (def=0x0) // Buffer 0 overflow interrupt enable This bit enables the buffer 0 overflow interrupt.
    • [1]B1OIE (def=0x0) // Buffer 1 overflow interrupt enable This bit enables the buffer 1 overflow interrupt.
    • [2]B2OIE (def=0x0) // Buffer 2 overflow interrupt enable This bit enables the buffer 2 overflow interrupt.
    • [3]B3OIE (def=0x0) // Buffer 3 overflow interrupt enable This bit enables the buffer 3 overflow interrupt.
    • [4]AMEIE (def=0x0) // AHB master error interrupt enable This bit enables the AHB master error interrupt.
    • [6]BM192 (def=0x0) // 192 Block mode This bit defines the number of blocks per line
    • [7]CE (def=0x0) // Cache enable This bit enables the cache unit.
    • [8]CL (def=0x0) // Cache lock This bit lock the cache onto the buffer defined in the CLB field.
    • [9:10]CLB (def=0x0) // Cache lock buffer This field select the buffer on which the cache is locked.
    • [11]FC (def=0x0) // Force caching This bit force the caching into the cache regardless of the MPU attributes. The cache
    • [12]PD (def=0x0) // Prefetch disable This bit disables the prefetch of the cache.
    • [16]OC (def=0x0) // Outter cachability This bit configure the cachability of an access generated by the GFXMMU cache.
    • [17]OB (def=0x0) // Outter bufferability This bit configure the bufferability of an access generated by the GFXMMU cach
  • 0x4002C004GFXMMU_SR// GFXMMU status register

    • [0]B0OF (def=0x0) // Buffer 0 overflow flag This bit is set when an overflow occurs during the offset calculation of the
    • [1]B1OF (def=0x0) // Buffer 1 overflow flag This bit is set when an overflow occurs during the offset calculation of the
    • [2]B2OF (def=0x0) // Buffer 2 overflow flag This bit is set when an overflow occurs during the offset calculation of the
    • [3]B3OF (def=0x0) // Buffer 3 overflow flag This bit is set when an overflow occurs during the offset calculation of the
    • [4]AMEF (def=0x0) // AHB master error flag This bit is set when an AHB error happens during a transaction. It is cleared
  • 0x4002C008GFXMMU_FCR// GFXMMU flag clear register

    • [0]CB0OF (def=0x0) // Clear buffer 0 overflow flag Writing 1 clears the buffer 0 overflow flag in the GFXMMU_SR register.
    • [1]CB1OF (def=0x0) // Clear buffer 1 overflow flag Writing 1 clears the buffer 1 overflow flag in the GFXMMU_SR register.
    • [2]CB2OF (def=0x0) // Clear buffer 2 overflow flag Writing 1 clears the buffer 2 overflow flag in the GFXMMU_SR register.
    • [3]CB3OF (def=0x0) // Clear buffer 3 overflow flag Writing 1 clears the buffer 3 overflow flag in the GFXMMU_SR register.
    • [4]CAMEF (def=0x0) // Clear AHB master error flag Writing 1 clears the AHB master error flag in the GFXMMU_SR register.
  • 0x4002C00CGFXMMU_CCR// GFXMMU cache control register

    • [0]FF (def=0x0) // Force flush When set, the cache entries are flushed. This bit is reset by hardware when the flushin
    • [1]FI (def=0x0) // Force invalidate When set, the cache entries are invalidated. This bit is reset by hardware when th
  • 0x4002C010GFXMMU_DVR// GFXMMU default value register

    • [0:31]DV (def=0x0) // Default value This field indicates the default 32-bit value which is returned when a master accesse
  • 0x4002C020GFXMMU_B0CR// GFXMMU buffer 0 configuration register

    • [4:22]PBO (def=0x0) // Physical buffer offset Offset of the physical buffer.
    • [23:31]PBBA (def=0x0) // Physical buffer base address Base address MSB of the physical buffer.
  • 0x4002C024GFXMMU_B1CR// GFXMMU buffer 1 configuration register

    • [4:22]PBO (def=0x0) // Physical buffer offset Offset of the physical buffer.
    • [23:31]PBBA (def=0x0) // Physical buffer base address Base address MSB of the physical buffer.
  • 0x4002C028GFXMMU_B2CR// GFXMMU buffer 2 configuration register

    • [4:22]PBO (def=0x0) // Physical buffer offset Offset of the physical buffer.
    • [23:31]PBBA (def=0x0) // Physical buffer base address Base address MSB of the physical buffer.
  • 0x4002C02CGFXMMU_B3CR// GFXMMU buffer 3 configuration register

    • [4:22]PBO (def=0x0) // Physical buffer offset Offset of the physical buffer.
    • [23:31]PBBA (def=0x0) // Physical buffer base address Base address MSB of the physical buffer.
  • 0x4002D000GFXMMU_LUT0L// GFXMMU LUT entry 0 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D004GFXMMU_LUT0H// GFXMMU LUT entry 0 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D008GFXMMU_LUT1L// GFXMMU LUT entry 1 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D00CGFXMMU_LUT1H// GFXMMU LUT entry 1 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D010GFXMMU_LUT2L// GFXMMU LUT entry 2 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D014GFXMMU_LUT2H// GFXMMU LUT entry 2 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D018GFXMMU_LUT3L// GFXMMU LUT entry 3 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D01CGFXMMU_LUT3H// GFXMMU LUT entry 3 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D020GFXMMU_LUT4L// GFXMMU LUT entry 4 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D024GFXMMU_LUT4H// GFXMMU LUT entry 4 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D028GFXMMU_LUT5L// GFXMMU LUT entry 5 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D02CGFXMMU_LUT5H// GFXMMU LUT entry 5 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D030GFXMMU_LUT6L// GFXMMU LUT entry 6 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D034GFXMMU_LUT6H// GFXMMU LUT entry 6 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D038GFXMMU_LUT7L// GFXMMU LUT entry 7 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D03CGFXMMU_LUT7H// GFXMMU LUT entry 7 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D040GFXMMU_LUT8L// GFXMMU LUT entry 8 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D044GFXMMU_LUT8H// GFXMMU LUT entry 8 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D048GFXMMU_LUT9L// GFXMMU LUT entry 9 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D04CGFXMMU_LUT9H// GFXMMU LUT entry 9 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D050GFXMMU_LUT10L// GFXMMU LUT entry 10 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D054GFXMMU_LUT10H// GFXMMU LUT entry 10 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D058GFXMMU_LUT11L// GFXMMU LUT entry 11 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D05CGFXMMU_LUT11H// GFXMMU LUT entry 11 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D060GFXMMU_LUT12L// GFXMMU LUT entry 12 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D064GFXMMU_LUT12H// GFXMMU LUT entry 12 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D068GFXMMU_LUT13L// GFXMMU LUT entry 13 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D06CGFXMMU_LUT13H// GFXMMU LUT entry 13 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D070GFXMMU_LUT14L// GFXMMU LUT entry 14 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D074GFXMMU_LUT14H// GFXMMU LUT entry 14 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D078GFXMMU_LUT15L// GFXMMU LUT entry 15 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D07CGFXMMU_LUT15H// GFXMMU LUT entry 15 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D080GFXMMU_LUT16L// GFXMMU LUT entry 16 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D084GFXMMU_LUT16H// GFXMMU LUT entry 16 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D088GFXMMU_LUT17L// GFXMMU LUT entry 17 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D08CGFXMMU_LUT17H// GFXMMU LUT entry 17 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D090GFXMMU_LUT18L// GFXMMU LUT entry 18 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D094GFXMMU_LUT18H// GFXMMU LUT entry 18 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D098GFXMMU_LUT19L// GFXMMU LUT entry 19 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D09CGFXMMU_LUT19H// GFXMMU LUT entry 19 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D0A0GFXMMU_LUT20L// GFXMMU LUT entry 20 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D0A4GFXMMU_LUT20H// GFXMMU LUT entry 20 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D0A8GFXMMU_LUT21L// GFXMMU LUT entry 21 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D0ACGFXMMU_LUT21H// GFXMMU LUT entry 21 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D0B0GFXMMU_LUT22L// GFXMMU LUT entry 22 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D0B4GFXMMU_LUT22H// GFXMMU LUT entry 22 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D0B8GFXMMU_LUT23L// GFXMMU LUT entry 23 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D0BCGFXMMU_LUT23H// GFXMMU LUT entry 23 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D0C0GFXMMU_LUT24L// GFXMMU LUT entry 24 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D0C4GFXMMU_LUT24H// GFXMMU LUT entry 24 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D0C8GFXMMU_LUT25L// GFXMMU LUT entry 25 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D0CCGFXMMU_LUT25H// GFXMMU LUT entry 25 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D0D0GFXMMU_LUT26L// GFXMMU LUT entry 26 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D0D4GFXMMU_LUT26H// GFXMMU LUT entry 26 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D0D8GFXMMU_LUT27L// GFXMMU LUT entry 27 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D0DCGFXMMU_LUT27H// GFXMMU LUT entry 27 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D0E0GFXMMU_LUT28L// GFXMMU LUT entry 28 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D0E4GFXMMU_LUT28H// GFXMMU LUT entry 28 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D0E8GFXMMU_LUT29L// GFXMMU LUT entry 29 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D0ECGFXMMU_LUT29H// GFXMMU LUT entry 29 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D0F0GFXMMU_LUT30L// GFXMMU LUT entry 30 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D0F4GFXMMU_LUT30H// GFXMMU LUT entry 30 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D0F8GFXMMU_LUT31L// GFXMMU LUT entry 31 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D0FCGFXMMU_LUT31H// GFXMMU LUT entry 31 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D100GFXMMU_LUT32L// GFXMMU LUT entry 32 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D104GFXMMU_LUT32H// GFXMMU LUT entry 32 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D108GFXMMU_LUT33L// GFXMMU LUT entry 33 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D10CGFXMMU_LUT33H// GFXMMU LUT entry 33 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D110GFXMMU_LUT34L// GFXMMU LUT entry 34 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D114GFXMMU_LUT34H// GFXMMU LUT entry 34 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D118GFXMMU_LUT35L// GFXMMU LUT entry 35 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D11CGFXMMU_LUT35H// GFXMMU LUT entry 35 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D120GFXMMU_LUT36L// GFXMMU LUT entry 36 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D124GFXMMU_LUT36H// GFXMMU LUT entry 36 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D128GFXMMU_LUT37L// GFXMMU LUT entry 37 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D12CGFXMMU_LUT37H// GFXMMU LUT entry 37 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D130GFXMMU_LUT38L// GFXMMU LUT entry 38 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D134GFXMMU_LUT38H// GFXMMU LUT entry 38 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D138GFXMMU_LUT39L// GFXMMU LUT entry 39 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D13CGFXMMU_LUT39H// GFXMMU LUT entry 39 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D140GFXMMU_LUT40L// GFXMMU LUT entry 40 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D144GFXMMU_LUT40H// GFXMMU LUT entry 40 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D148GFXMMU_LUT41L// GFXMMU LUT entry 41 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D14CGFXMMU_LUT41H// GFXMMU LUT entry 41 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D150GFXMMU_LUT42L// GFXMMU LUT entry 42 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D154GFXMMU_LUT42H// GFXMMU LUT entry 42 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D158GFXMMU_LUT43L// GFXMMU LUT entry 43 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D15CGFXMMU_LUT43H// GFXMMU LUT entry 43 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D160GFXMMU_LUT44L// GFXMMU LUT entry 44 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D164GFXMMU_LUT44H// GFXMMU LUT entry 44 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D168GFXMMU_LUT45L// GFXMMU LUT entry 45 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D16CGFXMMU_LUT45H// GFXMMU LUT entry 45 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D170GFXMMU_LUT46L// GFXMMU LUT entry 46 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D174GFXMMU_LUT46H// GFXMMU LUT entry 46 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D178GFXMMU_LUT47L// GFXMMU LUT entry 47 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D17CGFXMMU_LUT47H// GFXMMU LUT entry 47 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D180GFXMMU_LUT48L// GFXMMU LUT entry 48 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D184GFXMMU_LUT48H// GFXMMU LUT entry 48 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D188GFXMMU_LUT49L// GFXMMU LUT entry 49 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D18CGFXMMU_LUT49H// GFXMMU LUT entry 49 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D190GFXMMU_LUT50L// GFXMMU LUT entry 50 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D194GFXMMU_LUT50H// GFXMMU LUT entry 50 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D198GFXMMU_LUT51L// GFXMMU LUT entry 51 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D19CGFXMMU_LUT51H// GFXMMU LUT entry 51 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D1A0GFXMMU_LUT52L// GFXMMU LUT entry 52 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D1A4GFXMMU_LUT52H// GFXMMU LUT entry 52 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D1A8GFXMMU_LUT53L// GFXMMU LUT entry 53 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D1ACGFXMMU_LUT53H// GFXMMU LUT entry 53 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D1B0GFXMMU_LUT54L// GFXMMU LUT entry 54 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D1B4GFXMMU_LUT54H// GFXMMU LUT entry 54 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D1B8GFXMMU_LUT55L// GFXMMU LUT entry 55 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D1BCGFXMMU_LUT55H// GFXMMU LUT entry 55 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D1C0GFXMMU_LUT56L// GFXMMU LUT entry 56 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D1C4GFXMMU_LUT56H// GFXMMU LUT entry 56 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D1C8GFXMMU_LUT57L// GFXMMU LUT entry 57 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D1CCGFXMMU_LUT57H// GFXMMU LUT entry 57 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D1D0GFXMMU_LUT58L// GFXMMU LUT entry 58 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D1D4GFXMMU_LUT58H// GFXMMU LUT entry 58 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D1D8GFXMMU_LUT59L// GFXMMU LUT entry 59 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D1DCGFXMMU_LUT59H// GFXMMU LUT entry 59 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D1E0GFXMMU_LUT60L// GFXMMU LUT entry 60 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D1E4GFXMMU_LUT60H// GFXMMU LUT entry 60 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D1E8GFXMMU_LUT61L// GFXMMU LUT entry 61 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D1ECGFXMMU_LUT61H// GFXMMU LUT entry 61 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D1F0GFXMMU_LUT62L// GFXMMU LUT entry 62 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D1F4GFXMMU_LUT62H// GFXMMU LUT entry 62 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D1F8GFXMMU_LUT63L// GFXMMU LUT entry 63 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D1FCGFXMMU_LUT63H// GFXMMU LUT entry 63 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D200GFXMMU_LUT64L// GFXMMU LUT entry 64 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D204GFXMMU_LUT64H// GFXMMU LUT entry 64 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D208GFXMMU_LUT65L// GFXMMU LUT entry 65 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D20CGFXMMU_LUT65H// GFXMMU LUT entry 65 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D210GFXMMU_LUT66L// GFXMMU LUT entry 66 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D214GFXMMU_LUT66H// GFXMMU LUT entry 66 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D218GFXMMU_LUT67L// GFXMMU LUT entry 67 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D21CGFXMMU_LUT67H// GFXMMU LUT entry 67 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D220GFXMMU_LUT68L// GFXMMU LUT entry 68 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D224GFXMMU_LUT68H// GFXMMU LUT entry 68 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D228GFXMMU_LUT69L// GFXMMU LUT entry 69 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D22CGFXMMU_LUT69H// GFXMMU LUT entry 69 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D230GFXMMU_LUT70L// GFXMMU LUT entry 70 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D234GFXMMU_LUT70H// GFXMMU LUT entry 70 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D238GFXMMU_LUT71L// GFXMMU LUT entry 71 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D23CGFXMMU_LUT71H// GFXMMU LUT entry 71 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D240GFXMMU_LUT72L// GFXMMU LUT entry 72 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D244GFXMMU_LUT72H// GFXMMU LUT entry 72 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D248GFXMMU_LUT73L// GFXMMU LUT entry 73 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D24CGFXMMU_LUT73H// GFXMMU LUT entry 73 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D250GFXMMU_LUT74L// GFXMMU LUT entry 74 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D254GFXMMU_LUT74H// GFXMMU LUT entry 74 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D258GFXMMU_LUT75L// GFXMMU LUT entry 75 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D25CGFXMMU_LUT75H// GFXMMU LUT entry 75 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D260GFXMMU_LUT76L// GFXMMU LUT entry 76 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D264GFXMMU_LUT76H// GFXMMU LUT entry 76 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D268GFXMMU_LUT77L// GFXMMU LUT entry 77 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D26CGFXMMU_LUT77H// GFXMMU LUT entry 77 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D270GFXMMU_LUT78L// GFXMMU LUT entry 78 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D274GFXMMU_LUT78H// GFXMMU LUT entry 78 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D278GFXMMU_LUT79L// GFXMMU LUT entry 79 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D27CGFXMMU_LUT79H// GFXMMU LUT entry 79 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D280GFXMMU_LUT80L// GFXMMU LUT entry 80 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D284GFXMMU_LUT80H// GFXMMU LUT entry 80 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D288GFXMMU_LUT81L// GFXMMU LUT entry 81 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D28CGFXMMU_LUT81H// GFXMMU LUT entry 81 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D290GFXMMU_LUT82L// GFXMMU LUT entry 82 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D294GFXMMU_LUT82H// GFXMMU LUT entry 82 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D298GFXMMU_LUT83L// GFXMMU LUT entry 83 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D29CGFXMMU_LUT83H// GFXMMU LUT entry 83 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D2A0GFXMMU_LUT84L// GFXMMU LUT entry 84 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D2A4GFXMMU_LUT84H// GFXMMU LUT entry 84 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D2A8GFXMMU_LUT85L// GFXMMU LUT entry 85 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D2ACGFXMMU_LUT85H// GFXMMU LUT entry 85 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D2B0GFXMMU_LUT86L// GFXMMU LUT entry 86 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D2B4GFXMMU_LUT86H// GFXMMU LUT entry 86 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D2B8GFXMMU_LUT87L// GFXMMU LUT entry 87 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D2BCGFXMMU_LUT87H// GFXMMU LUT entry 87 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D2C0GFXMMU_LUT88L// GFXMMU LUT entry 88 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D2C4GFXMMU_LUT88H// GFXMMU LUT entry 88 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D2C8GFXMMU_LUT89L// GFXMMU LUT entry 89 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D2CCGFXMMU_LUT89H// GFXMMU LUT entry 89 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D2D0GFXMMU_LUT90L// GFXMMU LUT entry 90 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D2D4GFXMMU_LUT90H// GFXMMU LUT entry 90 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D2D8GFXMMU_LUT91L// GFXMMU LUT entry 91 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D2DCGFXMMU_LUT91H// GFXMMU LUT entry 91 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D2E0GFXMMU_LUT92L// GFXMMU LUT entry 92 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D2E4GFXMMU_LUT92H// GFXMMU LUT entry 92 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D2E8GFXMMU_LUT93L// GFXMMU LUT entry 93 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D2ECGFXMMU_LUT93H// GFXMMU LUT entry 93 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D2F0GFXMMU_LUT94L// GFXMMU LUT entry 94 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D2F4GFXMMU_LUT94H// GFXMMU LUT entry 94 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D2F8GFXMMU_LUT95L// GFXMMU LUT entry 95 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D2FCGFXMMU_LUT95H// GFXMMU LUT entry 95 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D300GFXMMU_LUT96L// GFXMMU LUT entry 96 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D304GFXMMU_LUT96H// GFXMMU LUT entry 96 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D308GFXMMU_LUT97L// GFXMMU LUT entry 97 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D30CGFXMMU_LUT97H// GFXMMU LUT entry 97 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D310GFXMMU_LUT98L// GFXMMU LUT entry 98 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D314GFXMMU_LUT98H// GFXMMU LUT entry 98 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D318GFXMMU_LUT99L// GFXMMU LUT entry 99 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D31CGFXMMU_LUT99H// GFXMMU LUT entry 99 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D320GFXMMU_LUT100L// GFXMMU LUT entry 100 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D324GFXMMU_LUT100H// GFXMMU LUT entry 100 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D328GFXMMU_LUT101L// GFXMMU LUT entry 101 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D32CGFXMMU_LUT101H// GFXMMU LUT entry 101 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D330GFXMMU_LUT102L// GFXMMU LUT entry 102 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D334GFXMMU_LUT102H// GFXMMU LUT entry 102 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D338GFXMMU_LUT103L// GFXMMU LUT entry 103 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D33CGFXMMU_LUT103H// GFXMMU LUT entry 103 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D340GFXMMU_LUT104L// GFXMMU LUT entry 104 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D344GFXMMU_LUT104H// GFXMMU LUT entry 104 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D348GFXMMU_LUT105L// GFXMMU LUT entry 105 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D34CGFXMMU_LUT105H// GFXMMU LUT entry 105 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D350GFXMMU_LUT106L// GFXMMU LUT entry 106 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D354GFXMMU_LUT106H// GFXMMU LUT entry 106 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D358GFXMMU_LUT107L// GFXMMU LUT entry 107 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D35CGFXMMU_LUT107H// GFXMMU LUT entry 107 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D360GFXMMU_LUT108L// GFXMMU LUT entry 108 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D364GFXMMU_LUT108H// GFXMMU LUT entry 108 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D368GFXMMU_LUT109L// GFXMMU LUT entry 109 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D36CGFXMMU_LUT109H// GFXMMU LUT entry 109 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D370GFXMMU_LUT110L// GFXMMU LUT entry 110 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D374GFXMMU_LUT110H// GFXMMU LUT entry 110 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D378GFXMMU_LUT111L// GFXMMU LUT entry 111 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D37CGFXMMU_LUT111H// GFXMMU LUT entry 111 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D380GFXMMU_LUT112L// GFXMMU LUT entry 112 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D384GFXMMU_LUT112H// GFXMMU LUT entry 112 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D388GFXMMU_LUT113L// GFXMMU LUT entry 113 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D38CGFXMMU_LUT113H// GFXMMU LUT entry 113 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D390GFXMMU_LUT114L// GFXMMU LUT entry 114 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D394GFXMMU_LUT114H// GFXMMU LUT entry 114 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D398GFXMMU_LUT115L// GFXMMU LUT entry 115 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D39CGFXMMU_LUT115H// GFXMMU LUT entry 115 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D3A0GFXMMU_LUT116L// GFXMMU LUT entry 116 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D3A4GFXMMU_LUT116H// GFXMMU LUT entry 116 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D3A8GFXMMU_LUT117L// GFXMMU LUT entry 117 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D3ACGFXMMU_LUT117H// GFXMMU LUT entry 117 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D3B0GFXMMU_LUT118L// GFXMMU LUT entry 118 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D3B4GFXMMU_LUT118H// GFXMMU LUT entry 118 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D3B8GFXMMU_LUT119L// GFXMMU LUT entry 119 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D3BCGFXMMU_LUT119H// GFXMMU LUT entry 119 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D3C0GFXMMU_LUT120L// GFXMMU LUT entry 120 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D3C4GFXMMU_LUT120H// GFXMMU LUT entry 120 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D3C8GFXMMU_LUT121L// GFXMMU LUT entry 121 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D3CCGFXMMU_LUT121H// GFXMMU LUT entry 121 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D3D0GFXMMU_LUT122L// GFXMMU LUT entry 122 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D3D4GFXMMU_LUT122H// GFXMMU LUT entry 122 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D3D8GFXMMU_LUT123L// GFXMMU LUT entry 123 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D3DCGFXMMU_LUT123H// GFXMMU LUT entry 123 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D3E0GFXMMU_LUT124L// GFXMMU LUT entry 124 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D3E4GFXMMU_LUT124H// GFXMMU LUT entry 124 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D3E8GFXMMU_LUT125L// GFXMMU LUT entry 125 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D3ECGFXMMU_LUT125H// GFXMMU LUT entry 125 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D3F0GFXMMU_LUT126L// GFXMMU LUT entry 126 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D3F4GFXMMU_LUT126H// GFXMMU LUT entry 126 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D3F8GFXMMU_LUT127L// GFXMMU LUT entry 127 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D3FCGFXMMU_LUT127H// GFXMMU LUT entry 127 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D400GFXMMU_LUT128L// GFXMMU LUT entry 128 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D404GFXMMU_LUT128H// GFXMMU LUT entry 128 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D408GFXMMU_LUT129L// GFXMMU LUT entry 129 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D40CGFXMMU_LUT129H// GFXMMU LUT entry 129 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D410GFXMMU_LUT130L// GFXMMU LUT entry 130 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D414GFXMMU_LUT130H// GFXMMU LUT entry 130 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D418GFXMMU_LUT131L// GFXMMU LUT entry 131 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D41CGFXMMU_LUT131H// GFXMMU LUT entry 131 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D420GFXMMU_LUT132L// GFXMMU LUT entry 132 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D424GFXMMU_LUT132H// GFXMMU LUT entry 132 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D428GFXMMU_LUT133L// GFXMMU LUT entry 133 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D42CGFXMMU_LUT133H// GFXMMU LUT entry 133 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D430GFXMMU_LUT134L// GFXMMU LUT entry 134 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D434GFXMMU_LUT134H// GFXMMU LUT entry 134 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D438GFXMMU_LUT135L// GFXMMU LUT entry 135 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D43CGFXMMU_LUT135H// GFXMMU LUT entry 135 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D440GFXMMU_LUT136L// GFXMMU LUT entry 136 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D444GFXMMU_LUT136H// GFXMMU LUT entry 136 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D448GFXMMU_LUT137L// GFXMMU LUT entry 137 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D44CGFXMMU_LUT137H// GFXMMU LUT entry 137 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D450GFXMMU_LUT138L// GFXMMU LUT entry 138 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D454GFXMMU_LUT138H// GFXMMU LUT entry 138 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D458GFXMMU_LUT139L// GFXMMU LUT entry 139 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D45CGFXMMU_LUT139H// GFXMMU LUT entry 139 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D460GFXMMU_LUT140L// GFXMMU LUT entry 140 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D464GFXMMU_LUT140H// GFXMMU LUT entry 140 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D468GFXMMU_LUT141L// GFXMMU LUT entry 141 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D46CGFXMMU_LUT141H// GFXMMU LUT entry 141 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D470GFXMMU_LUT142L// GFXMMU LUT entry 142 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D474GFXMMU_LUT142H// GFXMMU LUT entry 142 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D478GFXMMU_LUT143L// GFXMMU LUT entry 143 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D47CGFXMMU_LUT143H// GFXMMU LUT entry 143 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D480GFXMMU_LUT144L// GFXMMU LUT entry 144 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D484GFXMMU_LUT144H// GFXMMU LUT entry 144 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D488GFXMMU_LUT145L// GFXMMU LUT entry 145 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D48CGFXMMU_LUT145H// GFXMMU LUT entry 145 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D490GFXMMU_LUT146L// GFXMMU LUT entry 146 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D494GFXMMU_LUT146H// GFXMMU LUT entry 146 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D498GFXMMU_LUT147L// GFXMMU LUT entry 147 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D49CGFXMMU_LUT147H// GFXMMU LUT entry 147 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D4A0GFXMMU_LUT148L// GFXMMU LUT entry 148 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D4A4GFXMMU_LUT148H// GFXMMU LUT entry 148 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D4A8GFXMMU_LUT149L// GFXMMU LUT entry 149 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D4ACGFXMMU_LUT149H// GFXMMU LUT entry 149 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D4B0GFXMMU_LUT150L// GFXMMU LUT entry 150 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D4B4GFXMMU_LUT150H// GFXMMU LUT entry 150 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D4B8GFXMMU_LUT151L// GFXMMU LUT entry 151 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D4BCGFXMMU_LUT151H// GFXMMU LUT entry 151 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D4C0GFXMMU_LUT152L// GFXMMU LUT entry 152 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D4C4GFXMMU_LUT152H// GFXMMU LUT entry 152 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D4C8GFXMMU_LUT153L// GFXMMU LUT entry 153 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D4CCGFXMMU_LUT153H// GFXMMU LUT entry 153 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D4D0GFXMMU_LUT154L// GFXMMU LUT entry 154 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D4D4GFXMMU_LUT154H// GFXMMU LUT entry 154 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D4D8GFXMMU_LUT155L// GFXMMU LUT entry 155 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D4DCGFXMMU_LUT155H// GFXMMU LUT entry 155 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D4E0GFXMMU_LUT156L// GFXMMU LUT entry 156 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D4E4GFXMMU_LUT156H// GFXMMU LUT entry 156 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D4E8GFXMMU_LUT157L// GFXMMU LUT entry 157 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D4ECGFXMMU_LUT157H// GFXMMU LUT entry 157 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D4F0GFXMMU_LUT158L// GFXMMU LUT entry 158 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D4F4GFXMMU_LUT158H// GFXMMU LUT entry 158 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D4F8GFXMMU_LUT159L// GFXMMU LUT entry 159 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D4FCGFXMMU_LUT159H// GFXMMU LUT entry 159 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D500GFXMMU_LUT160L// GFXMMU LUT entry 160 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D504GFXMMU_LUT160H// GFXMMU LUT entry 160 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D508GFXMMU_LUT161L// GFXMMU LUT entry 161 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D50CGFXMMU_LUT161H// GFXMMU LUT entry 161 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D510GFXMMU_LUT162L// GFXMMU LUT entry 162 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D514GFXMMU_LUT162H// GFXMMU LUT entry 162 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D518GFXMMU_LUT163L// GFXMMU LUT entry 163 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D51CGFXMMU_LUT163H// GFXMMU LUT entry 163 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D520GFXMMU_LUT164L// GFXMMU LUT entry 164 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D524GFXMMU_LUT164H// GFXMMU LUT entry 164 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D528GFXMMU_LUT165L// GFXMMU LUT entry 165 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D52CGFXMMU_LUT165H// GFXMMU LUT entry 165 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D530GFXMMU_LUT166L// GFXMMU LUT entry 166 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D534GFXMMU_LUT166H// GFXMMU LUT entry 166 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D538GFXMMU_LUT167L// GFXMMU LUT entry 167 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D53CGFXMMU_LUT167H// GFXMMU LUT entry 167 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D540GFXMMU_LUT168L// GFXMMU LUT entry 168 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D544GFXMMU_LUT168H// GFXMMU LUT entry 168 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D548GFXMMU_LUT169L// GFXMMU LUT entry 169 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D54CGFXMMU_LUT169H// GFXMMU LUT entry 169 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D550GFXMMU_LUT170L// GFXMMU LUT entry 170 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D554GFXMMU_LUT170H// GFXMMU LUT entry 170 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D558GFXMMU_LUT171L// GFXMMU LUT entry 171 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D55CGFXMMU_LUT171H// GFXMMU LUT entry 171 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D560GFXMMU_LUT172L// GFXMMU LUT entry 172 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D564GFXMMU_LUT172H// GFXMMU LUT entry 172 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D568GFXMMU_LUT173L// GFXMMU LUT entry 173 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D56CGFXMMU_LUT173H// GFXMMU LUT entry 173 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D570GFXMMU_LUT174L// GFXMMU LUT entry 174 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D574GFXMMU_LUT174H// GFXMMU LUT entry 174 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D578GFXMMU_LUT175L// GFXMMU LUT entry 175 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D57CGFXMMU_LUT175H// GFXMMU LUT entry 175 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D580GFXMMU_LUT176L// GFXMMU LUT entry 176 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D584GFXMMU_LUT176H// GFXMMU LUT entry 176 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D588GFXMMU_LUT177L// GFXMMU LUT entry 177 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D58CGFXMMU_LUT177H// GFXMMU LUT entry 177 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D590GFXMMU_LUT178L// GFXMMU LUT entry 178 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D594GFXMMU_LUT178H// GFXMMU LUT entry 178 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D598GFXMMU_LUT179L// GFXMMU LUT entry 179 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D59CGFXMMU_LUT179H// GFXMMU LUT entry 179 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D5A0GFXMMU_LUT180L// GFXMMU LUT entry 180 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D5A4GFXMMU_LUT180H// GFXMMU LUT entry 180 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D5A8GFXMMU_LUT181L// GFXMMU LUT entry 181 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D5ACGFXMMU_LUT181H// GFXMMU LUT entry 181 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D5B0GFXMMU_LUT182L// GFXMMU LUT entry 182 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D5B4GFXMMU_LUT182H// GFXMMU LUT entry 182 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D5B8GFXMMU_LUT183L// GFXMMU LUT entry 183 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D5BCGFXMMU_LUT183H// GFXMMU LUT entry 183 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D5C0GFXMMU_LUT184L// GFXMMU LUT entry 184 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D5C4GFXMMU_LUT184H// GFXMMU LUT entry 184 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D5C8GFXMMU_LUT185L// GFXMMU LUT entry 185 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D5CCGFXMMU_LUT185H// GFXMMU LUT entry 185 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D5D0GFXMMU_LUT186L// GFXMMU LUT entry 186 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D5D4GFXMMU_LUT186H// GFXMMU LUT entry 186 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D5D8GFXMMU_LUT187L// GFXMMU LUT entry 187 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D5DCGFXMMU_LUT187H// GFXMMU LUT entry 187 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D5E0GFXMMU_LUT188L// GFXMMU LUT entry 188 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D5E4GFXMMU_LUT188H// GFXMMU LUT entry 188 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D5E8GFXMMU_LUT189L// GFXMMU LUT entry 189 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D5ECGFXMMU_LUT189H// GFXMMU LUT entry 189 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D5F0GFXMMU_LUT190L// GFXMMU LUT entry 190 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D5F4GFXMMU_LUT190H// GFXMMU LUT entry 190 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D5F8GFXMMU_LUT191L// GFXMMU LUT entry 191 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D5FCGFXMMU_LUT191H// GFXMMU LUT entry 191 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D600GFXMMU_LUT192L// GFXMMU LUT entry 192 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D604GFXMMU_LUT192H// GFXMMU LUT entry 192 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D608GFXMMU_LUT193L// GFXMMU LUT entry 193 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D60CGFXMMU_LUT193H// GFXMMU LUT entry 193 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D610GFXMMU_LUT194L// GFXMMU LUT entry 194 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D614GFXMMU_LUT194H// GFXMMU LUT entry 194 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D618GFXMMU_LUT195L// GFXMMU LUT entry 195 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D61CGFXMMU_LUT195H// GFXMMU LUT entry 195 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D620GFXMMU_LUT196L// GFXMMU LUT entry 196 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D624GFXMMU_LUT196H// GFXMMU LUT entry 196 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D628GFXMMU_LUT197L// GFXMMU LUT entry 197 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D62CGFXMMU_LUT197H// GFXMMU LUT entry 197 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D630GFXMMU_LUT198L// GFXMMU LUT entry 198 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D634GFXMMU_LUT198H// GFXMMU LUT entry 198 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D638GFXMMU_LUT199L// GFXMMU LUT entry 199 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D63CGFXMMU_LUT199H// GFXMMU LUT entry 199 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D640GFXMMU_LUT200L// GFXMMU LUT entry 200 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D644GFXMMU_LUT200H// GFXMMU LUT entry 200 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D648GFXMMU_LUT201L// GFXMMU LUT entry 201 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D64CGFXMMU_LUT201H// GFXMMU LUT entry 201 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D650GFXMMU_LUT202L// GFXMMU LUT entry 202 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D654GFXMMU_LUT202H// GFXMMU LUT entry 202 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D658GFXMMU_LUT203L// GFXMMU LUT entry 203 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D65CGFXMMU_LUT203H// GFXMMU LUT entry 203 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D660GFXMMU_LUT204L// GFXMMU LUT entry 204 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D664GFXMMU_LUT204H// GFXMMU LUT entry 204 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D668GFXMMU_LUT205L// GFXMMU LUT entry 205 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D66CGFXMMU_LUT205H// GFXMMU LUT entry 205 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D670GFXMMU_LUT206L// GFXMMU LUT entry 206 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D674GFXMMU_LUT206H// GFXMMU LUT entry 206 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D678GFXMMU_LUT207L// GFXMMU LUT entry 207 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D67CGFXMMU_LUT207H// GFXMMU LUT entry 207 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D680GFXMMU_LUT208L// GFXMMU LUT entry 208 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D684GFXMMU_LUT208H// GFXMMU LUT entry 208 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D688GFXMMU_LUT209L// GFXMMU LUT entry 209 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D68CGFXMMU_LUT209H// GFXMMU LUT entry 209 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D690GFXMMU_LUT210L// GFXMMU LUT entry 210 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D694GFXMMU_LUT210H// GFXMMU LUT entry 210 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D698GFXMMU_LUT211L// GFXMMU LUT entry 211 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D69CGFXMMU_LUT211H// GFXMMU LUT entry 211 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D6A0GFXMMU_LUT212L// GFXMMU LUT entry 212 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D6A4GFXMMU_LUT212H// GFXMMU LUT entry 212 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D6A8GFXMMU_LUT213L// GFXMMU LUT entry 213 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D6ACGFXMMU_LUT213H// GFXMMU LUT entry 213 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D6B0GFXMMU_LUT214L// GFXMMU LUT entry 214 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D6B4GFXMMU_LUT214H// GFXMMU LUT entry 214 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D6B8GFXMMU_LUT215L// GFXMMU LUT entry 215 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D6BCGFXMMU_LUT215H// GFXMMU LUT entry 215 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D6C0GFXMMU_LUT216L// GFXMMU LUT entry 216 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D6C4GFXMMU_LUT216H// GFXMMU LUT entry 216 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D6C8GFXMMU_LUT217L// GFXMMU LUT entry 217 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D6CCGFXMMU_LUT217H// GFXMMU LUT entry 217 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D6D0GFXMMU_LUT218L// GFXMMU LUT entry 218 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D6D4GFXMMU_LUT218H// GFXMMU LUT entry 218 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D6D8GFXMMU_LUT219L// GFXMMU LUT entry 219 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D6DCGFXMMU_LUT219H// GFXMMU LUT entry 219 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D6E0GFXMMU_LUT220L// GFXMMU LUT entry 220 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D6E4GFXMMU_LUT220H// GFXMMU LUT entry 220 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D6E8GFXMMU_LUT221L// GFXMMU LUT entry 221 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D6ECGFXMMU_LUT221H// GFXMMU LUT entry 221 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D6F0GFXMMU_LUT222L// GFXMMU LUT entry 222 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D6F4GFXMMU_LUT222H// GFXMMU LUT entry 222 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D6F8GFXMMU_LUT223L// GFXMMU LUT entry 223 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D6FCGFXMMU_LUT223H// GFXMMU LUT entry 223 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D700GFXMMU_LUT224L// GFXMMU LUT entry 224 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D704GFXMMU_LUT224H// GFXMMU LUT entry 224 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D708GFXMMU_LUT225L// GFXMMU LUT entry 225 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D70CGFXMMU_LUT225H// GFXMMU LUT entry 225 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D710GFXMMU_LUT226L// GFXMMU LUT entry 226 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D714GFXMMU_LUT226H// GFXMMU LUT entry 226 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D718GFXMMU_LUT227L// GFXMMU LUT entry 227 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D71CGFXMMU_LUT227H// GFXMMU LUT entry 227 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D720GFXMMU_LUT228L// GFXMMU LUT entry 228 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D724GFXMMU_LUT228H// GFXMMU LUT entry 228 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D728GFXMMU_LUT229L// GFXMMU LUT entry 229 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D72CGFXMMU_LUT229H// GFXMMU LUT entry 229 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D730GFXMMU_LUT230L// GFXMMU LUT entry 230 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D734GFXMMU_LUT230H// GFXMMU LUT entry 230 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D738GFXMMU_LUT231L// GFXMMU LUT entry 231 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D73CGFXMMU_LUT231H// GFXMMU LUT entry 231 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D740GFXMMU_LUT232L// GFXMMU LUT entry 232 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D744GFXMMU_LUT232H// GFXMMU LUT entry 232 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D748GFXMMU_LUT233L// GFXMMU LUT entry 233 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D74CGFXMMU_LUT233H// GFXMMU LUT entry 233 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D750GFXMMU_LUT234L// GFXMMU LUT entry 234 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D754GFXMMU_LUT234H// GFXMMU LUT entry 234 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D758GFXMMU_LUT235L// GFXMMU LUT entry 235 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D75CGFXMMU_LUT235H// GFXMMU LUT entry 235 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D760GFXMMU_LUT236L// GFXMMU LUT entry 236 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D764GFXMMU_LUT236H// GFXMMU LUT entry 236 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D768GFXMMU_LUT237L// GFXMMU LUT entry 237 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D76CGFXMMU_LUT237H// GFXMMU LUT entry 237 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D770GFXMMU_LUT238L// GFXMMU LUT entry 238 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D774GFXMMU_LUT238H// GFXMMU LUT entry 238 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D778GFXMMU_LUT239L// GFXMMU LUT entry 239 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D77CGFXMMU_LUT239H// GFXMMU LUT entry 239 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D780GFXMMU_LUT240L// GFXMMU LUT entry 240 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D784GFXMMU_LUT240H// GFXMMU LUT entry 240 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D788GFXMMU_LUT241L// GFXMMU LUT entry 241 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D78CGFXMMU_LUT241H// GFXMMU LUT entry 241 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D790GFXMMU_LUT242L// GFXMMU LUT entry 242 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D794GFXMMU_LUT242H// GFXMMU LUT entry 242 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D798GFXMMU_LUT243L// GFXMMU LUT entry 243 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D79CGFXMMU_LUT243H// GFXMMU LUT entry 243 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D7A0GFXMMU_LUT244L// GFXMMU LUT entry 244 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D7A4GFXMMU_LUT244H// GFXMMU LUT entry 244 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D7A8GFXMMU_LUT245L// GFXMMU LUT entry 245 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D7ACGFXMMU_LUT245H// GFXMMU LUT entry 245 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D7B0GFXMMU_LUT246L// GFXMMU LUT entry 246 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D7B4GFXMMU_LUT246H// GFXMMU LUT entry 246 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D7B8GFXMMU_LUT247L// GFXMMU LUT entry 247 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D7BCGFXMMU_LUT247H// GFXMMU LUT entry 247 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D7C0GFXMMU_LUT248L// GFXMMU LUT entry 248 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D7C4GFXMMU_LUT248H// GFXMMU LUT entry 248 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D7C8GFXMMU_LUT249L// GFXMMU LUT entry 249 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D7CCGFXMMU_LUT249H// GFXMMU LUT entry 249 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D7D0GFXMMU_LUT250L// GFXMMU LUT entry 250 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D7D4GFXMMU_LUT250H// GFXMMU LUT entry 250 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D7D8GFXMMU_LUT251L// GFXMMU LUT entry 251 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D7DCGFXMMU_LUT251H// GFXMMU LUT entry 251 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D7E0GFXMMU_LUT252L// GFXMMU LUT entry 252 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D7E4GFXMMU_LUT252H// GFXMMU LUT entry 252 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D7E8GFXMMU_LUT253L// GFXMMU LUT entry 253 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D7ECGFXMMU_LUT253H// GFXMMU LUT entry 253 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D7F0GFXMMU_LUT254L// GFXMMU LUT entry 254 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D7F4GFXMMU_LUT254H// GFXMMU LUT entry 254 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D7F8GFXMMU_LUT255L// GFXMMU LUT entry 255 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D7FCGFXMMU_LUT255H// GFXMMU LUT entry 255 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D800GFXMMU_LUT256L// GFXMMU LUT entry 256 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D804GFXMMU_LUT256H// GFXMMU LUT entry 256 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D808GFXMMU_LUT257L// GFXMMU LUT entry 257 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D80CGFXMMU_LUT257H// GFXMMU LUT entry 257 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D810GFXMMU_LUT258L// GFXMMU LUT entry 258 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D814GFXMMU_LUT258H// GFXMMU LUT entry 258 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D818GFXMMU_LUT259L// GFXMMU LUT entry 259 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D81CGFXMMU_LUT259H// GFXMMU LUT entry 259 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D820GFXMMU_LUT260L// GFXMMU LUT entry 260 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D824GFXMMU_LUT260H// GFXMMU LUT entry 260 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D828GFXMMU_LUT261L// GFXMMU LUT entry 261 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D82CGFXMMU_LUT261H// GFXMMU LUT entry 261 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D830GFXMMU_LUT262L// GFXMMU LUT entry 262 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D834GFXMMU_LUT262H// GFXMMU LUT entry 262 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D838GFXMMU_LUT263L// GFXMMU LUT entry 263 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D83CGFXMMU_LUT263H// GFXMMU LUT entry 263 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D840GFXMMU_LUT264L// GFXMMU LUT entry 264 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D844GFXMMU_LUT264H// GFXMMU LUT entry 264 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D848GFXMMU_LUT265L// GFXMMU LUT entry 265 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D84CGFXMMU_LUT265H// GFXMMU LUT entry 265 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D850GFXMMU_LUT266L// GFXMMU LUT entry 266 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D854GFXMMU_LUT266H// GFXMMU LUT entry 266 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D858GFXMMU_LUT267L// GFXMMU LUT entry 267 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D85CGFXMMU_LUT267H// GFXMMU LUT entry 267 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D860GFXMMU_LUT268L// GFXMMU LUT entry 268 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D864GFXMMU_LUT268H// GFXMMU LUT entry 268 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D868GFXMMU_LUT269L// GFXMMU LUT entry 269 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D86CGFXMMU_LUT269H// GFXMMU LUT entry 269 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D870GFXMMU_LUT270L// GFXMMU LUT entry 270 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D874GFXMMU_LUT270H// GFXMMU LUT entry 270 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D878GFXMMU_LUT271L// GFXMMU LUT entry 271 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D87CGFXMMU_LUT271H// GFXMMU LUT entry 271 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D880GFXMMU_LUT272L// GFXMMU LUT entry 272 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D884GFXMMU_LUT272H// GFXMMU LUT entry 272 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D888GFXMMU_LUT273L// GFXMMU LUT entry 273 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D88CGFXMMU_LUT273H// GFXMMU LUT entry 273 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D890GFXMMU_LUT274L// GFXMMU LUT entry 274 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D894GFXMMU_LUT274H// GFXMMU LUT entry 274 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D898GFXMMU_LUT275L// GFXMMU LUT entry 275 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D89CGFXMMU_LUT275H// GFXMMU LUT entry 275 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D8A0GFXMMU_LUT276L// GFXMMU LUT entry 276 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D8A4GFXMMU_LUT276H// GFXMMU LUT entry 276 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D8A8GFXMMU_LUT277L// GFXMMU LUT entry 277 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D8ACGFXMMU_LUT277H// GFXMMU LUT entry 277 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D8B0GFXMMU_LUT278L// GFXMMU LUT entry 278 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D8B4GFXMMU_LUT278H// GFXMMU LUT entry 278 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D8B8GFXMMU_LUT279L// GFXMMU LUT entry 279 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D8BCGFXMMU_LUT279H// GFXMMU LUT entry 279 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D8C0GFXMMU_LUT280L// GFXMMU LUT entry 280 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D8C4GFXMMU_LUT280H// GFXMMU LUT entry 280 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D8C8GFXMMU_LUT281L// GFXMMU LUT entry 281 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D8CCGFXMMU_LUT281H// GFXMMU LUT entry 281 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D8D0GFXMMU_LUT282L// GFXMMU LUT entry 282 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D8D4GFXMMU_LUT282H// GFXMMU LUT entry 282 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D8D8GFXMMU_LUT283L// GFXMMU LUT entry 283 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D8DCGFXMMU_LUT283H// GFXMMU LUT entry 283 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D8E0GFXMMU_LUT284L// GFXMMU LUT entry 284 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D8E4GFXMMU_LUT284H// GFXMMU LUT entry 284 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D8E8GFXMMU_LUT285L// GFXMMU LUT entry 285 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D8ECGFXMMU_LUT285H// GFXMMU LUT entry 285 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D8F0GFXMMU_LUT286L// GFXMMU LUT entry 286 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D8F4GFXMMU_LUT286H// GFXMMU LUT entry 286 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D8F8GFXMMU_LUT287L// GFXMMU LUT entry 287 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D8FCGFXMMU_LUT287H// GFXMMU LUT entry 287 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D900GFXMMU_LUT288L// GFXMMU LUT entry 288 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D904GFXMMU_LUT288H// GFXMMU LUT entry 288 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D908GFXMMU_LUT289L// GFXMMU LUT entry 289 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D90CGFXMMU_LUT289H// GFXMMU LUT entry 289 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D910GFXMMU_LUT290L// GFXMMU LUT entry 290 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D914GFXMMU_LUT290H// GFXMMU LUT entry 290 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D918GFXMMU_LUT291L// GFXMMU LUT entry 291 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D91CGFXMMU_LUT291H// GFXMMU LUT entry 291 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D920GFXMMU_LUT292L// GFXMMU LUT entry 292 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D924GFXMMU_LUT292H// GFXMMU LUT entry 292 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D928GFXMMU_LUT293L// GFXMMU LUT entry 293 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D92CGFXMMU_LUT293H// GFXMMU LUT entry 293 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D930GFXMMU_LUT294L// GFXMMU LUT entry 294 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D934GFXMMU_LUT294H// GFXMMU LUT entry 294 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D938GFXMMU_LUT295L// GFXMMU LUT entry 295 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D93CGFXMMU_LUT295H// GFXMMU LUT entry 295 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D940GFXMMU_LUT296L// GFXMMU LUT entry 296 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D944GFXMMU_LUT296H// GFXMMU LUT entry 296 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D948GFXMMU_LUT297L// GFXMMU LUT entry 297 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D94CGFXMMU_LUT297H// GFXMMU LUT entry 297 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D950GFXMMU_LUT298L// GFXMMU LUT entry 298 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D954GFXMMU_LUT298H// GFXMMU LUT entry 298 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D958GFXMMU_LUT299L// GFXMMU LUT entry 299 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D95CGFXMMU_LUT299H// GFXMMU LUT entry 299 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D960GFXMMU_LUT300L// GFXMMU LUT entry 300 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D964GFXMMU_LUT300H// GFXMMU LUT entry 300 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D968GFXMMU_LUT301L// GFXMMU LUT entry 301 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D96CGFXMMU_LUT301H// GFXMMU LUT entry 301 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D970GFXMMU_LUT302L// GFXMMU LUT entry 302 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D974GFXMMU_LUT302H// GFXMMU LUT entry 302 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D978GFXMMU_LUT303L// GFXMMU LUT entry 303 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D97CGFXMMU_LUT303H// GFXMMU LUT entry 303 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D980GFXMMU_LUT304L// GFXMMU LUT entry 304 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D984GFXMMU_LUT304H// GFXMMU LUT entry 304 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D988GFXMMU_LUT305L// GFXMMU LUT entry 305 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D98CGFXMMU_LUT305H// GFXMMU LUT entry 305 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D990GFXMMU_LUT306L// GFXMMU LUT entry 306 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D994GFXMMU_LUT306H// GFXMMU LUT entry 306 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D998GFXMMU_LUT307L// GFXMMU LUT entry 307 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D99CGFXMMU_LUT307H// GFXMMU LUT entry 307 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D9A0GFXMMU_LUT308L// GFXMMU LUT entry 308 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D9A4GFXMMU_LUT308H// GFXMMU LUT entry 308 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D9A8GFXMMU_LUT309L// GFXMMU LUT entry 309 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D9ACGFXMMU_LUT309H// GFXMMU LUT entry 309 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D9B0GFXMMU_LUT310L// GFXMMU LUT entry 310 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D9B4GFXMMU_LUT310H// GFXMMU LUT entry 310 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D9B8GFXMMU_LUT311L// GFXMMU LUT entry 311 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D9BCGFXMMU_LUT311H// GFXMMU LUT entry 311 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D9C0GFXMMU_LUT312L// GFXMMU LUT entry 312 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D9C4GFXMMU_LUT312H// GFXMMU LUT entry 312 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D9C8GFXMMU_LUT313L// GFXMMU LUT entry 313 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D9CCGFXMMU_LUT313H// GFXMMU LUT entry 313 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D9D0GFXMMU_LUT314L// GFXMMU LUT entry 314 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D9D4GFXMMU_LUT314H// GFXMMU LUT entry 314 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D9D8GFXMMU_LUT315L// GFXMMU LUT entry 315 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D9DCGFXMMU_LUT315H// GFXMMU LUT entry 315 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D9E0GFXMMU_LUT316L// GFXMMU LUT entry 316 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D9E4GFXMMU_LUT316H// GFXMMU LUT entry 316 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D9E8GFXMMU_LUT317L// GFXMMU LUT entry 317 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D9ECGFXMMU_LUT317H// GFXMMU LUT entry 317 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D9F0GFXMMU_LUT318L// GFXMMU LUT entry 318 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D9F4GFXMMU_LUT318H// GFXMMU LUT entry 318 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002D9F8GFXMMU_LUT319L// GFXMMU LUT entry 319 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002D9FCGFXMMU_LUT319H// GFXMMU LUT entry 319 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA00GFXMMU_LUT320L// GFXMMU LUT entry 320 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA04GFXMMU_LUT320H// GFXMMU LUT entry 320 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA08GFXMMU_LUT321L// GFXMMU LUT entry 321 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA0CGFXMMU_LUT321H// GFXMMU LUT entry 321 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA10GFXMMU_LUT322L// GFXMMU LUT entry 322 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA14GFXMMU_LUT322H// GFXMMU LUT entry 322 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA18GFXMMU_LUT323L// GFXMMU LUT entry 323 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA1CGFXMMU_LUT323H// GFXMMU LUT entry 323 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA20GFXMMU_LUT324L// GFXMMU LUT entry 324 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA24GFXMMU_LUT324H// GFXMMU LUT entry 324 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA28GFXMMU_LUT325L// GFXMMU LUT entry 325 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA2CGFXMMU_LUT325H// GFXMMU LUT entry 325 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA30GFXMMU_LUT326L// GFXMMU LUT entry 326 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA34GFXMMU_LUT326H// GFXMMU LUT entry 326 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA38GFXMMU_LUT327L// GFXMMU LUT entry 327 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA3CGFXMMU_LUT327H// GFXMMU LUT entry 327 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA40GFXMMU_LUT328L// GFXMMU LUT entry 328 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA44GFXMMU_LUT328H// GFXMMU LUT entry 328 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA48GFXMMU_LUT329L// GFXMMU LUT entry 329 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA4CGFXMMU_LUT329H// GFXMMU LUT entry 329 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA50GFXMMU_LUT330L// GFXMMU LUT entry 330 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA54GFXMMU_LUT330H// GFXMMU LUT entry 330 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA58GFXMMU_LUT331L// GFXMMU LUT entry 331 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA5CGFXMMU_LUT331H// GFXMMU LUT entry 331 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA60GFXMMU_LUT332L// GFXMMU LUT entry 332 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA64GFXMMU_LUT332H// GFXMMU LUT entry 332 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA68GFXMMU_LUT333L// GFXMMU LUT entry 333 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA6CGFXMMU_LUT333H// GFXMMU LUT entry 333 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA70GFXMMU_LUT334L// GFXMMU LUT entry 334 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA74GFXMMU_LUT334H// GFXMMU LUT entry 334 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA78GFXMMU_LUT335L// GFXMMU LUT entry 335 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA7CGFXMMU_LUT335H// GFXMMU LUT entry 335 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA80GFXMMU_LUT336L// GFXMMU LUT entry 336 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA84GFXMMU_LUT336H// GFXMMU LUT entry 336 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA88GFXMMU_LUT337L// GFXMMU LUT entry 337 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA8CGFXMMU_LUT337H// GFXMMU LUT entry 337 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA90GFXMMU_LUT338L// GFXMMU LUT entry 338 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA94GFXMMU_LUT338H// GFXMMU LUT entry 338 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DA98GFXMMU_LUT339L// GFXMMU LUT entry 339 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DA9CGFXMMU_LUT339H// GFXMMU LUT entry 339 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DAA0GFXMMU_LUT340L// GFXMMU LUT entry 340 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DAA4GFXMMU_LUT340H// GFXMMU LUT entry 340 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DAA8GFXMMU_LUT341L// GFXMMU LUT entry 341 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DAACGFXMMU_LUT341H// GFXMMU LUT entry 341 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DAB0GFXMMU_LUT342L// GFXMMU LUT entry 342 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DAB4GFXMMU_LUT342H// GFXMMU LUT entry 342 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DAB8GFXMMU_LUT343L// GFXMMU LUT entry 343 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DABCGFXMMU_LUT343H// GFXMMU LUT entry 343 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DAC0GFXMMU_LUT344L// GFXMMU LUT entry 344 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DAC4GFXMMU_LUT344H// GFXMMU LUT entry 344 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DAC8GFXMMU_LUT345L// GFXMMU LUT entry 345 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DACCGFXMMU_LUT345H// GFXMMU LUT entry 345 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DAD0GFXMMU_LUT346L// GFXMMU LUT entry 346 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DAD4GFXMMU_LUT346H// GFXMMU LUT entry 346 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DAD8GFXMMU_LUT347L// GFXMMU LUT entry 347 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DADCGFXMMU_LUT347H// GFXMMU LUT entry 347 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DAE0GFXMMU_LUT348L// GFXMMU LUT entry 348 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DAE4GFXMMU_LUT348H// GFXMMU LUT entry 348 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DAE8GFXMMU_LUT349L// GFXMMU LUT entry 349 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DAECGFXMMU_LUT349H// GFXMMU LUT entry 349 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DAF0GFXMMU_LUT350L// GFXMMU LUT entry 350 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DAF4GFXMMU_LUT350H// GFXMMU LUT entry 350 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DAF8GFXMMU_LUT351L// GFXMMU LUT entry 351 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DAFCGFXMMU_LUT351H// GFXMMU LUT entry 351 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB00GFXMMU_LUT352L// GFXMMU LUT entry 352 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB04GFXMMU_LUT352H// GFXMMU LUT entry 352 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB08GFXMMU_LUT353L// GFXMMU LUT entry 353 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB0CGFXMMU_LUT353H// GFXMMU LUT entry 353 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB10GFXMMU_LUT354L// GFXMMU LUT entry 354 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB14GFXMMU_LUT354H// GFXMMU LUT entry 354 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB18GFXMMU_LUT355L// GFXMMU LUT entry 355 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB1CGFXMMU_LUT355H// GFXMMU LUT entry 355 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB20GFXMMU_LUT356L// GFXMMU LUT entry 356 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB24GFXMMU_LUT356H// GFXMMU LUT entry 356 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB28GFXMMU_LUT357L// GFXMMU LUT entry 357 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB2CGFXMMU_LUT357H// GFXMMU LUT entry 357 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB30GFXMMU_LUT358L// GFXMMU LUT entry 358 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB34GFXMMU_LUT358H// GFXMMU LUT entry 358 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB38GFXMMU_LUT359L// GFXMMU LUT entry 359 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB3CGFXMMU_LUT359H// GFXMMU LUT entry 359 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB40GFXMMU_LUT360L// GFXMMU LUT entry 360 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB44GFXMMU_LUT360H// GFXMMU LUT entry 360 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB48GFXMMU_LUT361L// GFXMMU LUT entry 361 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB4CGFXMMU_LUT361H// GFXMMU LUT entry 361 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB50GFXMMU_LUT362L// GFXMMU LUT entry 362 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB54GFXMMU_LUT362H// GFXMMU LUT entry 362 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB58GFXMMU_LUT363L// GFXMMU LUT entry 363 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB5CGFXMMU_LUT363H// GFXMMU LUT entry 363 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB60GFXMMU_LUT364L// GFXMMU LUT entry 364 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB64GFXMMU_LUT364H// GFXMMU LUT entry 364 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB68GFXMMU_LUT365L// GFXMMU LUT entry 365 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB6CGFXMMU_LUT365H// GFXMMU LUT entry 365 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB70GFXMMU_LUT366L// GFXMMU LUT entry 366 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB74GFXMMU_LUT366H// GFXMMU LUT entry 366 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB78GFXMMU_LUT367L// GFXMMU LUT entry 367 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB7CGFXMMU_LUT367H// GFXMMU LUT entry 367 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB80GFXMMU_LUT368L// GFXMMU LUT entry 368 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB84GFXMMU_LUT368H// GFXMMU LUT entry 368 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB88GFXMMU_LUT369L// GFXMMU LUT entry 369 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB8CGFXMMU_LUT369H// GFXMMU LUT entry 369 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB90GFXMMU_LUT370L// GFXMMU LUT entry 370 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB94GFXMMU_LUT370H// GFXMMU LUT entry 370 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DB98GFXMMU_LUT371L// GFXMMU LUT entry 371 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DB9CGFXMMU_LUT371H// GFXMMU LUT entry 371 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DBA0GFXMMU_LUT372L// GFXMMU LUT entry 372 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DBA4GFXMMU_LUT372H// GFXMMU LUT entry 372 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DBA8GFXMMU_LUT373L// GFXMMU LUT entry 373 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DBACGFXMMU_LUT373H// GFXMMU LUT entry 373 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DBB0GFXMMU_LUT374L// GFXMMU LUT entry 374 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DBB4GFXMMU_LUT374H// GFXMMU LUT entry 374 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DBB8GFXMMU_LUT375L// GFXMMU LUT entry 375 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DBBCGFXMMU_LUT375H// GFXMMU LUT entry 375 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DBC0GFXMMU_LUT376L// GFXMMU LUT entry 376 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DBC4GFXMMU_LUT376H// GFXMMU LUT entry 376 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DBC8GFXMMU_LUT377L// GFXMMU LUT entry 377 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DBCCGFXMMU_LUT377H// GFXMMU LUT entry 377 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DBD0GFXMMU_LUT378L// GFXMMU LUT entry 378 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DBD4GFXMMU_LUT378H// GFXMMU LUT entry 378 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DBD8GFXMMU_LUT379L// GFXMMU LUT entry 379 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DBDCGFXMMU_LUT379H// GFXMMU LUT entry 379 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DBE0GFXMMU_LUT380L// GFXMMU LUT entry 380 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DBE4GFXMMU_LUT380H// GFXMMU LUT entry 380 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DBE8GFXMMU_LUT381L// GFXMMU LUT entry 381 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DBECGFXMMU_LUT381H// GFXMMU LUT entry 381 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DBF0GFXMMU_LUT382L// GFXMMU LUT entry 382 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DBF4GFXMMU_LUT382H// GFXMMU LUT entry 382 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DBF8GFXMMU_LUT383L// GFXMMU LUT entry 383 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DBFCGFXMMU_LUT383H// GFXMMU LUT entry 383 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC00GFXMMU_LUT384L// GFXMMU LUT entry 384 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC04GFXMMU_LUT384H// GFXMMU LUT entry 384 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC08GFXMMU_LUT385L// GFXMMU LUT entry 385 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC0CGFXMMU_LUT385H// GFXMMU LUT entry 385 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC10GFXMMU_LUT386L// GFXMMU LUT entry 386 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC14GFXMMU_LUT386H// GFXMMU LUT entry 386 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC18GFXMMU_LUT387L// GFXMMU LUT entry 387 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC1CGFXMMU_LUT387H// GFXMMU LUT entry 387 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC20GFXMMU_LUT388L// GFXMMU LUT entry 388 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC24GFXMMU_LUT388H// GFXMMU LUT entry 388 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC28GFXMMU_LUT389L// GFXMMU LUT entry 389 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC2CGFXMMU_LUT389H// GFXMMU LUT entry 389 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC30GFXMMU_LUT390L// GFXMMU LUT entry 390 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC34GFXMMU_LUT390H// GFXMMU LUT entry 390 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC38GFXMMU_LUT391L// GFXMMU LUT entry 391 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC3CGFXMMU_LUT391H// GFXMMU LUT entry 391 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC40GFXMMU_LUT392L// GFXMMU LUT entry 392 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC44GFXMMU_LUT392H// GFXMMU LUT entry 392 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC48GFXMMU_LUT393L// GFXMMU LUT entry 393 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC4CGFXMMU_LUT393H// GFXMMU LUT entry 393 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC50GFXMMU_LUT394L// GFXMMU LUT entry 394 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC54GFXMMU_LUT394H// GFXMMU LUT entry 394 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC58GFXMMU_LUT395L// GFXMMU LUT entry 395 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC5CGFXMMU_LUT395H// GFXMMU LUT entry 395 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC60GFXMMU_LUT396L// GFXMMU LUT entry 396 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC64GFXMMU_LUT396H// GFXMMU LUT entry 396 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC68GFXMMU_LUT397L// GFXMMU LUT entry 397 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC6CGFXMMU_LUT397H// GFXMMU LUT entry 397 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC70GFXMMU_LUT398L// GFXMMU LUT entry 398 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC74GFXMMU_LUT398H// GFXMMU LUT entry 398 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC78GFXMMU_LUT399L// GFXMMU LUT entry 399 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC7CGFXMMU_LUT399H// GFXMMU LUT entry 399 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC80GFXMMU_LUT400L// GFXMMU LUT entry 400 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC84GFXMMU_LUT400H// GFXMMU LUT entry 400 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC88GFXMMU_LUT401L// GFXMMU LUT entry 401 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC8CGFXMMU_LUT401H// GFXMMU LUT entry 401 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC90GFXMMU_LUT402L// GFXMMU LUT entry 402 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC94GFXMMU_LUT402H// GFXMMU LUT entry 402 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DC98GFXMMU_LUT403L// GFXMMU LUT entry 403 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DC9CGFXMMU_LUT403H// GFXMMU LUT entry 403 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DCA0GFXMMU_LUT404L// GFXMMU LUT entry 404 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DCA4GFXMMU_LUT404H// GFXMMU LUT entry 404 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DCA8GFXMMU_LUT405L// GFXMMU LUT entry 405 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DCACGFXMMU_LUT405H// GFXMMU LUT entry 405 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DCB0GFXMMU_LUT406L// GFXMMU LUT entry 406 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DCB4GFXMMU_LUT406H// GFXMMU LUT entry 406 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DCB8GFXMMU_LUT407L// GFXMMU LUT entry 407 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DCBCGFXMMU_LUT407H// GFXMMU LUT entry 407 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DCC0GFXMMU_LUT408L// GFXMMU LUT entry 408 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DCC4GFXMMU_LUT408H// GFXMMU LUT entry 408 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DCC8GFXMMU_LUT409L// GFXMMU LUT entry 409 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DCCCGFXMMU_LUT409H// GFXMMU LUT entry 409 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DCD0GFXMMU_LUT410L// GFXMMU LUT entry 410 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DCD4GFXMMU_LUT410H// GFXMMU LUT entry 410 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DCD8GFXMMU_LUT411L// GFXMMU LUT entry 411 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DCDCGFXMMU_LUT411H// GFXMMU LUT entry 411 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DCE0GFXMMU_LUT412L// GFXMMU LUT entry 412 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DCE4GFXMMU_LUT412H// GFXMMU LUT entry 412 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DCE8GFXMMU_LUT413L// GFXMMU LUT entry 413 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DCECGFXMMU_LUT413H// GFXMMU LUT entry 413 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DCF0GFXMMU_LUT414L// GFXMMU LUT entry 414 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DCF4GFXMMU_LUT414H// GFXMMU LUT entry 414 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DCF8GFXMMU_LUT415L// GFXMMU LUT entry 415 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DCFCGFXMMU_LUT415H// GFXMMU LUT entry 415 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD00GFXMMU_LUT416L// GFXMMU LUT entry 416 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD04GFXMMU_LUT416H// GFXMMU LUT entry 416 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD08GFXMMU_LUT417L// GFXMMU LUT entry 417 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD0CGFXMMU_LUT417H// GFXMMU LUT entry 417 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD10GFXMMU_LUT418L// GFXMMU LUT entry 418 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD14GFXMMU_LUT418H// GFXMMU LUT entry 418 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD18GFXMMU_LUT419L// GFXMMU LUT entry 419 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD1CGFXMMU_LUT419H// GFXMMU LUT entry 419 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD20GFXMMU_LUT420L// GFXMMU LUT entry 420 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD24GFXMMU_LUT420H// GFXMMU LUT entry 420 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD28GFXMMU_LUT421L// GFXMMU LUT entry 421 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD2CGFXMMU_LUT421H// GFXMMU LUT entry 421 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD30GFXMMU_LUT422L// GFXMMU LUT entry 422 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD34GFXMMU_LUT422H// GFXMMU LUT entry 422 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD38GFXMMU_LUT423L// GFXMMU LUT entry 423 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD3CGFXMMU_LUT423H// GFXMMU LUT entry 423 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD40GFXMMU_LUT424L// GFXMMU LUT entry 424 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD44GFXMMU_LUT424H// GFXMMU LUT entry 424 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD48GFXMMU_LUT425L// GFXMMU LUT entry 425 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD4CGFXMMU_LUT425H// GFXMMU LUT entry 425 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD50GFXMMU_LUT426L// GFXMMU LUT entry 426 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD54GFXMMU_LUT426H// GFXMMU LUT entry 426 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD58GFXMMU_LUT427L// GFXMMU LUT entry 427 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD5CGFXMMU_LUT427H// GFXMMU LUT entry 427 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD60GFXMMU_LUT428L// GFXMMU LUT entry 428 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD64GFXMMU_LUT428H// GFXMMU LUT entry 428 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD68GFXMMU_LUT429L// GFXMMU LUT entry 429 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD6CGFXMMU_LUT429H// GFXMMU LUT entry 429 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD70GFXMMU_LUT430L// GFXMMU LUT entry 430 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD74GFXMMU_LUT430H// GFXMMU LUT entry 430 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD78GFXMMU_LUT431L// GFXMMU LUT entry 431 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD7CGFXMMU_LUT431H// GFXMMU LUT entry 431 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD80GFXMMU_LUT432L// GFXMMU LUT entry 432 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD84GFXMMU_LUT432H// GFXMMU LUT entry 432 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD88GFXMMU_LUT433L// GFXMMU LUT entry 433 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD8CGFXMMU_LUT433H// GFXMMU LUT entry 433 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD90GFXMMU_LUT434L// GFXMMU LUT entry 434 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD94GFXMMU_LUT434H// GFXMMU LUT entry 434 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DD98GFXMMU_LUT435L// GFXMMU LUT entry 435 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DD9CGFXMMU_LUT435H// GFXMMU LUT entry 435 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DDA0GFXMMU_LUT436L// GFXMMU LUT entry 436 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DDA4GFXMMU_LUT436H// GFXMMU LUT entry 436 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DDA8GFXMMU_LUT437L// GFXMMU LUT entry 437 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DDACGFXMMU_LUT437H// GFXMMU LUT entry 437 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DDB0GFXMMU_LUT438L// GFXMMU LUT entry 438 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DDB4GFXMMU_LUT438H// GFXMMU LUT entry 438 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DDB8GFXMMU_LUT439L// GFXMMU LUT entry 439 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DDBCGFXMMU_LUT439H// GFXMMU LUT entry 439 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DDC0GFXMMU_LUT440L// GFXMMU LUT entry 440 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DDC4GFXMMU_LUT440H// GFXMMU LUT entry 440 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DDC8GFXMMU_LUT441L// GFXMMU LUT entry 441 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DDCCGFXMMU_LUT441H// GFXMMU LUT entry 441 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DDD0GFXMMU_LUT442L// GFXMMU LUT entry 442 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DDD4GFXMMU_LUT442H// GFXMMU LUT entry 442 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DDD8GFXMMU_LUT443L// GFXMMU LUT entry 443 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DDDCGFXMMU_LUT443H// GFXMMU LUT entry 443 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DDE0GFXMMU_LUT444L// GFXMMU LUT entry 444 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DDE4GFXMMU_LUT444H// GFXMMU LUT entry 444 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DDE8GFXMMU_LUT445L// GFXMMU LUT entry 445 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DDECGFXMMU_LUT445H// GFXMMU LUT entry 445 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DDF0GFXMMU_LUT446L// GFXMMU LUT entry 446 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DDF4GFXMMU_LUT446H// GFXMMU LUT entry 446 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DDF8GFXMMU_LUT447L// GFXMMU LUT entry 447 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DDFCGFXMMU_LUT447H// GFXMMU LUT entry 447 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE00GFXMMU_LUT448L// GFXMMU LUT entry 448 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE04GFXMMU_LUT448H// GFXMMU LUT entry 448 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE08GFXMMU_LUT449L// GFXMMU LUT entry 449 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE0CGFXMMU_LUT449H// GFXMMU LUT entry 449 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE10GFXMMU_LUT450L// GFXMMU LUT entry 450 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE14GFXMMU_LUT450H// GFXMMU LUT entry 450 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE18GFXMMU_LUT451L// GFXMMU LUT entry 451 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE1CGFXMMU_LUT451H// GFXMMU LUT entry 451 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE20GFXMMU_LUT452L// GFXMMU LUT entry 452 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE24GFXMMU_LUT452H// GFXMMU LUT entry 452 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE28GFXMMU_LUT453L// GFXMMU LUT entry 453 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE2CGFXMMU_LUT453H// GFXMMU LUT entry 453 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE30GFXMMU_LUT454L// GFXMMU LUT entry 454 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE34GFXMMU_LUT454H// GFXMMU LUT entry 454 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE38GFXMMU_LUT455L// GFXMMU LUT entry 455 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE3CGFXMMU_LUT455H// GFXMMU LUT entry 455 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE40GFXMMU_LUT456L// GFXMMU LUT entry 456 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE44GFXMMU_LUT456H// GFXMMU LUT entry 456 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE48GFXMMU_LUT457L// GFXMMU LUT entry 457 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE4CGFXMMU_LUT457H// GFXMMU LUT entry 457 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE50GFXMMU_LUT458L// GFXMMU LUT entry 458 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE54GFXMMU_LUT458H// GFXMMU LUT entry 458 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE58GFXMMU_LUT459L// GFXMMU LUT entry 459 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE5CGFXMMU_LUT459H// GFXMMU LUT entry 459 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE60GFXMMU_LUT460L// GFXMMU LUT entry 460 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE64GFXMMU_LUT460H// GFXMMU LUT entry 460 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE68GFXMMU_LUT461L// GFXMMU LUT entry 461 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE6CGFXMMU_LUT461H// GFXMMU LUT entry 461 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE70GFXMMU_LUT462L// GFXMMU LUT entry 462 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE74GFXMMU_LUT462H// GFXMMU LUT entry 462 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE78GFXMMU_LUT463L// GFXMMU LUT entry 463 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE7CGFXMMU_LUT463H// GFXMMU LUT entry 463 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE80GFXMMU_LUT464L// GFXMMU LUT entry 464 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE84GFXMMU_LUT464H// GFXMMU LUT entry 464 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE88GFXMMU_LUT465L// GFXMMU LUT entry 465 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE8CGFXMMU_LUT465H// GFXMMU LUT entry 465 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE90GFXMMU_LUT466L// GFXMMU LUT entry 466 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE94GFXMMU_LUT466H// GFXMMU LUT entry 466 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DE98GFXMMU_LUT467L// GFXMMU LUT entry 467 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DE9CGFXMMU_LUT467H// GFXMMU LUT entry 467 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DEA0GFXMMU_LUT468L// GFXMMU LUT entry 468 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DEA4GFXMMU_LUT468H// GFXMMU LUT entry 468 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DEA8GFXMMU_LUT469L// GFXMMU LUT entry 469 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DEACGFXMMU_LUT469H// GFXMMU LUT entry 469 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DEB0GFXMMU_LUT470L// GFXMMU LUT entry 470 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DEB4GFXMMU_LUT470H// GFXMMU LUT entry 470 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DEB8GFXMMU_LUT471L// GFXMMU LUT entry 471 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DEBCGFXMMU_LUT471H// GFXMMU LUT entry 471 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DEC0GFXMMU_LUT472L// GFXMMU LUT entry 472 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DEC4GFXMMU_LUT472H// GFXMMU LUT entry 472 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DEC8GFXMMU_LUT473L// GFXMMU LUT entry 473 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DECCGFXMMU_LUT473H// GFXMMU LUT entry 473 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DED0GFXMMU_LUT474L// GFXMMU LUT entry 474 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DED4GFXMMU_LUT474H// GFXMMU LUT entry 474 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DED8GFXMMU_LUT475L// GFXMMU LUT entry 475 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DEDCGFXMMU_LUT475H// GFXMMU LUT entry 475 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DEE0GFXMMU_LUT476L// GFXMMU LUT entry 476 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DEE4GFXMMU_LUT476H// GFXMMU LUT entry 476 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DEE8GFXMMU_LUT477L// GFXMMU LUT entry 477 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DEECGFXMMU_LUT477H// GFXMMU LUT entry 477 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DEF0GFXMMU_LUT478L// GFXMMU LUT entry 478 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DEF4GFXMMU_LUT478H// GFXMMU LUT entry 478 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DEF8GFXMMU_LUT479L// GFXMMU LUT entry 479 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DEFCGFXMMU_LUT479H// GFXMMU LUT entry 479 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF00GFXMMU_LUT480L// GFXMMU LUT entry 480 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF04GFXMMU_LUT480H// GFXMMU LUT entry 480 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF08GFXMMU_LUT481L// GFXMMU LUT entry 481 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF0CGFXMMU_LUT481H// GFXMMU LUT entry 481 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF10GFXMMU_LUT482L// GFXMMU LUT entry 482 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF14GFXMMU_LUT482H// GFXMMU LUT entry 482 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF18GFXMMU_LUT483L// GFXMMU LUT entry 483 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF1CGFXMMU_LUT483H// GFXMMU LUT entry 483 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF20GFXMMU_LUT484L// GFXMMU LUT entry 484 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF24GFXMMU_LUT484H// GFXMMU LUT entry 484 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF28GFXMMU_LUT485L// GFXMMU LUT entry 485 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF2CGFXMMU_LUT485H// GFXMMU LUT entry 485 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF30GFXMMU_LUT486L// GFXMMU LUT entry 486 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF34GFXMMU_LUT486H// GFXMMU LUT entry 486 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF38GFXMMU_LUT487L// GFXMMU LUT entry 487 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF3CGFXMMU_LUT487H// GFXMMU LUT entry 487 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF40GFXMMU_LUT488L// GFXMMU LUT entry 488 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF44GFXMMU_LUT488H// GFXMMU LUT entry 488 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF48GFXMMU_LUT489L// GFXMMU LUT entry 489 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF4CGFXMMU_LUT489H// GFXMMU LUT entry 489 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF50GFXMMU_LUT490L// GFXMMU LUT entry 490 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF54GFXMMU_LUT490H// GFXMMU LUT entry 490 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF58GFXMMU_LUT491L// GFXMMU LUT entry 491 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF5CGFXMMU_LUT491H// GFXMMU LUT entry 491 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF60GFXMMU_LUT492L// GFXMMU LUT entry 492 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF64GFXMMU_LUT492H// GFXMMU LUT entry 492 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF68GFXMMU_LUT493L// GFXMMU LUT entry 493 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF6CGFXMMU_LUT493H// GFXMMU LUT entry 493 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF70GFXMMU_LUT494L// GFXMMU LUT entry 494 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF74GFXMMU_LUT494H// GFXMMU LUT entry 494 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF78GFXMMU_LUT495L// GFXMMU LUT entry 495 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF7CGFXMMU_LUT495H// GFXMMU LUT entry 495 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF80GFXMMU_LUT496L// GFXMMU LUT entry 496 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF84GFXMMU_LUT496H// GFXMMU LUT entry 496 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF88GFXMMU_LUT497L// GFXMMU LUT entry 497 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF8CGFXMMU_LUT497H// GFXMMU LUT entry 497 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF90GFXMMU_LUT498L// GFXMMU LUT entry 498 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF94GFXMMU_LUT498H// GFXMMU LUT entry 498 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DF98GFXMMU_LUT499L// GFXMMU LUT entry 499 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DF9CGFXMMU_LUT499H// GFXMMU LUT entry 499 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DFA0GFXMMU_LUT500L// GFXMMU LUT entry 500 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DFA4GFXMMU_LUT500H// GFXMMU LUT entry 500 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DFA8GFXMMU_LUT501L// GFXMMU LUT entry 501 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DFACGFXMMU_LUT501H// GFXMMU LUT entry 501 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DFB0GFXMMU_LUT502L// GFXMMU LUT entry 502 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DFB4GFXMMU_LUT502H// GFXMMU LUT entry 502 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DFB8GFXMMU_LUT503L// GFXMMU LUT entry 503 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DFBCGFXMMU_LUT503H// GFXMMU LUT entry 503 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DFC0GFXMMU_LUT504L// GFXMMU LUT entry 504 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DFC4GFXMMU_LUT504H// GFXMMU LUT entry 504 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DFC8GFXMMU_LUT505L// GFXMMU LUT entry 505 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DFCCGFXMMU_LUT505H// GFXMMU LUT entry 505 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DFD0GFXMMU_LUT506L// GFXMMU LUT entry 506 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DFD4GFXMMU_LUT506H// GFXMMU LUT entry 506 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DFD8GFXMMU_LUT507L// GFXMMU LUT entry 507 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DFDCGFXMMU_LUT507H// GFXMMU LUT entry 507 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DFE0GFXMMU_LUT508L// GFXMMU LUT entry 508 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DFE4GFXMMU_LUT508H// GFXMMU LUT entry 508 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DFE8GFXMMU_LUT509L// GFXMMU LUT entry 509 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DFECGFXMMU_LUT509H// GFXMMU LUT entry 509 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DFF0GFXMMU_LUT510L// GFXMMU LUT entry 510 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DFF4GFXMMU_LUT510H// GFXMMU LUT entry 510 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002DFF8GFXMMU_LUT511L// GFXMMU LUT entry 511 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002DFFCGFXMMU_LUT511H// GFXMMU LUT entry 511 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E000GFXMMU_LUT512L// GFXMMU LUT entry 512 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E004GFXMMU_LUT512H// GFXMMU LUT entry 512 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E008GFXMMU_LUT513L// GFXMMU LUT entry 513 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E00CGFXMMU_LUT513H// GFXMMU LUT entry 513 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E010GFXMMU_LUT514L// GFXMMU LUT entry 514 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E014GFXMMU_LUT514H// GFXMMU LUT entry 514 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E018GFXMMU_LUT515L// GFXMMU LUT entry 515 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E01CGFXMMU_LUT515H// GFXMMU LUT entry 515 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E020GFXMMU_LUT516L// GFXMMU LUT entry 516 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E024GFXMMU_LUT516H// GFXMMU LUT entry 516 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E028GFXMMU_LUT517L// GFXMMU LUT entry 517 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E02CGFXMMU_LUT517H// GFXMMU LUT entry 517 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E030GFXMMU_LUT518L// GFXMMU LUT entry 518 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E034GFXMMU_LUT518H// GFXMMU LUT entry 518 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E038GFXMMU_LUT519L// GFXMMU LUT entry 519 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E03CGFXMMU_LUT519H// GFXMMU LUT entry 519 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E040GFXMMU_LUT520L// GFXMMU LUT entry 520 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E044GFXMMU_LUT520H// GFXMMU LUT entry 520 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E048GFXMMU_LUT521L// GFXMMU LUT entry 521 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E04CGFXMMU_LUT521H// GFXMMU LUT entry 521 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E050GFXMMU_LUT522L// GFXMMU LUT entry 522 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E054GFXMMU_LUT522H// GFXMMU LUT entry 522 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E058GFXMMU_LUT523L// GFXMMU LUT entry 523 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E05CGFXMMU_LUT523H// GFXMMU LUT entry 523 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E060GFXMMU_LUT524L// GFXMMU LUT entry 524 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E064GFXMMU_LUT524H// GFXMMU LUT entry 524 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E068GFXMMU_LUT525L// GFXMMU LUT entry 525 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E06CGFXMMU_LUT525H// GFXMMU LUT entry 525 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E070GFXMMU_LUT526L// GFXMMU LUT entry 526 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E074GFXMMU_LUT526H// GFXMMU LUT entry 526 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E078GFXMMU_LUT527L// GFXMMU LUT entry 527 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E07CGFXMMU_LUT527H// GFXMMU LUT entry 527 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E080GFXMMU_LUT528L// GFXMMU LUT entry 528 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E084GFXMMU_LUT528H// GFXMMU LUT entry 528 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E088GFXMMU_LUT529L// GFXMMU LUT entry 529 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E08CGFXMMU_LUT529H// GFXMMU LUT entry 529 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E090GFXMMU_LUT530L// GFXMMU LUT entry 530 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E094GFXMMU_LUT530H// GFXMMU LUT entry 530 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E098GFXMMU_LUT531L// GFXMMU LUT entry 531 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E09CGFXMMU_LUT531H// GFXMMU LUT entry 531 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E0A0GFXMMU_LUT532L// GFXMMU LUT entry 532 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E0A4GFXMMU_LUT532H// GFXMMU LUT entry 532 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E0A8GFXMMU_LUT533L// GFXMMU LUT entry 533 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E0ACGFXMMU_LUT533H// GFXMMU LUT entry 533 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E0B0GFXMMU_LUT534L// GFXMMU LUT entry 534 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E0B4GFXMMU_LUT534H// GFXMMU LUT entry 534 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E0B8GFXMMU_LUT535L// GFXMMU LUT entry 535 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E0BCGFXMMU_LUT535H// GFXMMU LUT entry 535 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E0C0GFXMMU_LUT536L// GFXMMU LUT entry 536 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E0C4GFXMMU_LUT536H// GFXMMU LUT entry 536 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E0C8GFXMMU_LUT537L// GFXMMU LUT entry 537 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E0CCGFXMMU_LUT537H// GFXMMU LUT entry 537 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E0D0GFXMMU_LUT538L// GFXMMU LUT entry 538 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E0D4GFXMMU_LUT538H// GFXMMU LUT entry 538 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E0D8GFXMMU_LUT539L// GFXMMU LUT entry 539 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E0DCGFXMMU_LUT539H// GFXMMU LUT entry 539 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E0E0GFXMMU_LUT540L// GFXMMU LUT entry 540 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E0E4GFXMMU_LUT540H// GFXMMU LUT entry 540 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E0E8GFXMMU_LUT541L// GFXMMU LUT entry 541 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E0ECGFXMMU_LUT541H// GFXMMU LUT entry 541 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E0F0GFXMMU_LUT542L// GFXMMU LUT entry 542 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E0F4GFXMMU_LUT542H// GFXMMU LUT entry 542 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E0F8GFXMMU_LUT543L// GFXMMU LUT entry 543 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E0FCGFXMMU_LUT543H// GFXMMU LUT entry 543 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E100GFXMMU_LUT544L// GFXMMU LUT entry 544 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E104GFXMMU_LUT544H// GFXMMU LUT entry 544 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E108GFXMMU_LUT545L// GFXMMU LUT entry 545 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E10CGFXMMU_LUT545H// GFXMMU LUT entry 545 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E110GFXMMU_LUT546L// GFXMMU LUT entry 546 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E114GFXMMU_LUT546H// GFXMMU LUT entry 546 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E118GFXMMU_LUT547L// GFXMMU LUT entry 547 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E11CGFXMMU_LUT547H// GFXMMU LUT entry 547 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E120GFXMMU_LUT548L// GFXMMU LUT entry 548 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E124GFXMMU_LUT548H// GFXMMU LUT entry 548 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E128GFXMMU_LUT549L// GFXMMU LUT entry 549 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E12CGFXMMU_LUT549H// GFXMMU LUT entry 549 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E130GFXMMU_LUT550L// GFXMMU LUT entry 550 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E134GFXMMU_LUT550H// GFXMMU LUT entry 550 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E138GFXMMU_LUT551L// GFXMMU LUT entry 551 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E13CGFXMMU_LUT551H// GFXMMU LUT entry 551 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E140GFXMMU_LUT552L// GFXMMU LUT entry 552 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E144GFXMMU_LUT552H// GFXMMU LUT entry 552 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E148GFXMMU_LUT553L// GFXMMU LUT entry 553 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E14CGFXMMU_LUT553H// GFXMMU LUT entry 553 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E150GFXMMU_LUT554L// GFXMMU LUT entry 554 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E154GFXMMU_LUT554H// GFXMMU LUT entry 554 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E158GFXMMU_LUT555L// GFXMMU LUT entry 555 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E15CGFXMMU_LUT555H// GFXMMU LUT entry 555 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E160GFXMMU_LUT556L// GFXMMU LUT entry 556 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E164GFXMMU_LUT556H// GFXMMU LUT entry 556 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E168GFXMMU_LUT557L// GFXMMU LUT entry 557 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E16CGFXMMU_LUT557H// GFXMMU LUT entry 557 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E170GFXMMU_LUT558L// GFXMMU LUT entry 558 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E174GFXMMU_LUT558H// GFXMMU LUT entry 558 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E178GFXMMU_LUT559L// GFXMMU LUT entry 559 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E17CGFXMMU_LUT559H// GFXMMU LUT entry 559 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E180GFXMMU_LUT560L// GFXMMU LUT entry 560 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E184GFXMMU_LUT560H// GFXMMU LUT entry 560 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E188GFXMMU_LUT561L// GFXMMU LUT entry 561 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E18CGFXMMU_LUT561H// GFXMMU LUT entry 561 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E190GFXMMU_LUT562L// GFXMMU LUT entry 562 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E194GFXMMU_LUT562H// GFXMMU LUT entry 562 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E198GFXMMU_LUT563L// GFXMMU LUT entry 563 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E19CGFXMMU_LUT563H// GFXMMU LUT entry 563 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E1A0GFXMMU_LUT564L// GFXMMU LUT entry 564 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E1A4GFXMMU_LUT564H// GFXMMU LUT entry 564 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E1A8GFXMMU_LUT565L// GFXMMU LUT entry 565 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E1ACGFXMMU_LUT565H// GFXMMU LUT entry 565 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E1B0GFXMMU_LUT566L// GFXMMU LUT entry 566 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E1B4GFXMMU_LUT566H// GFXMMU LUT entry 566 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E1B8GFXMMU_LUT567L// GFXMMU LUT entry 567 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E1BCGFXMMU_LUT567H// GFXMMU LUT entry 567 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E1C0GFXMMU_LUT568L// GFXMMU LUT entry 568 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E1C4GFXMMU_LUT568H// GFXMMU LUT entry 568 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E1C8GFXMMU_LUT569L// GFXMMU LUT entry 569 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E1CCGFXMMU_LUT569H// GFXMMU LUT entry 569 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E1D0GFXMMU_LUT570L// GFXMMU LUT entry 570 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E1D4GFXMMU_LUT570H// GFXMMU LUT entry 570 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E1D8GFXMMU_LUT571L// GFXMMU LUT entry 571 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E1DCGFXMMU_LUT571H// GFXMMU LUT entry 571 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E1E0GFXMMU_LUT572L// GFXMMU LUT entry 572 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E1E4GFXMMU_LUT572H// GFXMMU LUT entry 572 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E1E8GFXMMU_LUT573L// GFXMMU LUT entry 573 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E1ECGFXMMU_LUT573H// GFXMMU LUT entry 573 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E1F0GFXMMU_LUT574L// GFXMMU LUT entry 574 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E1F4GFXMMU_LUT574H// GFXMMU LUT entry 574 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E1F8GFXMMU_LUT575L// GFXMMU LUT entry 575 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E1FCGFXMMU_LUT575H// GFXMMU LUT entry 575 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E200GFXMMU_LUT576L// GFXMMU LUT entry 576 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E204GFXMMU_LUT576H// GFXMMU LUT entry 576 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E208GFXMMU_LUT577L// GFXMMU LUT entry 577 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E20CGFXMMU_LUT577H// GFXMMU LUT entry 577 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E210GFXMMU_LUT578L// GFXMMU LUT entry 578 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E214GFXMMU_LUT578H// GFXMMU LUT entry 578 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E218GFXMMU_LUT579L// GFXMMU LUT entry 579 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E21CGFXMMU_LUT579H// GFXMMU LUT entry 579 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E220GFXMMU_LUT580L// GFXMMU LUT entry 580 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E224GFXMMU_LUT580H// GFXMMU LUT entry 580 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E228GFXMMU_LUT581L// GFXMMU LUT entry 581 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E22CGFXMMU_LUT581H// GFXMMU LUT entry 581 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E230GFXMMU_LUT582L// GFXMMU LUT entry 582 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E234GFXMMU_LUT582H// GFXMMU LUT entry 582 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E238GFXMMU_LUT583L// GFXMMU LUT entry 583 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E23CGFXMMU_LUT583H// GFXMMU LUT entry 583 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E240GFXMMU_LUT584L// GFXMMU LUT entry 584 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E244GFXMMU_LUT584H// GFXMMU LUT entry 584 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E248GFXMMU_LUT585L// GFXMMU LUT entry 585 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E24CGFXMMU_LUT585H// GFXMMU LUT entry 585 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E250GFXMMU_LUT586L// GFXMMU LUT entry 586 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E254GFXMMU_LUT586H// GFXMMU LUT entry 586 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E258GFXMMU_LUT587L// GFXMMU LUT entry 587 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E25CGFXMMU_LUT587H// GFXMMU LUT entry 587 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E260GFXMMU_LUT588L// GFXMMU LUT entry 588 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E264GFXMMU_LUT588H// GFXMMU LUT entry 588 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E268GFXMMU_LUT589L// GFXMMU LUT entry 589 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E26CGFXMMU_LUT589H// GFXMMU LUT entry 589 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E270GFXMMU_LUT590L// GFXMMU LUT entry 590 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E274GFXMMU_LUT590H// GFXMMU LUT entry 590 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E278GFXMMU_LUT591L// GFXMMU LUT entry 591 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E27CGFXMMU_LUT591H// GFXMMU LUT entry 591 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E280GFXMMU_LUT592L// GFXMMU LUT entry 592 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E284GFXMMU_LUT592H// GFXMMU LUT entry 592 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E288GFXMMU_LUT593L// GFXMMU LUT entry 593 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E28CGFXMMU_LUT593H// GFXMMU LUT entry 593 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E290GFXMMU_LUT594L// GFXMMU LUT entry 594 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E294GFXMMU_LUT594H// GFXMMU LUT entry 594 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E298GFXMMU_LUT595L// GFXMMU LUT entry 595 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E29CGFXMMU_LUT595H// GFXMMU LUT entry 595 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E2A0GFXMMU_LUT596L// GFXMMU LUT entry 596 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E2A4GFXMMU_LUT596H// GFXMMU LUT entry 596 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E2A8GFXMMU_LUT597L// GFXMMU LUT entry 597 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E2ACGFXMMU_LUT597H// GFXMMU LUT entry 597 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E2B0GFXMMU_LUT598L// GFXMMU LUT entry 598 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E2B4GFXMMU_LUT598H// GFXMMU LUT entry 598 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E2B8GFXMMU_LUT599L// GFXMMU LUT entry 599 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E2BCGFXMMU_LUT599H// GFXMMU LUT entry 599 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E2C0GFXMMU_LUT600L// GFXMMU LUT entry 600 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E2C4GFXMMU_LUT600H// GFXMMU LUT entry 600 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E2C8GFXMMU_LUT601L// GFXMMU LUT entry 601 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E2CCGFXMMU_LUT601H// GFXMMU LUT entry 601 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E2D0GFXMMU_LUT602L// GFXMMU LUT entry 602 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E2D4GFXMMU_LUT602H// GFXMMU LUT entry 602 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E2D8GFXMMU_LUT603L// GFXMMU LUT entry 603 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E2DCGFXMMU_LUT603H// GFXMMU LUT entry 603 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E2E0GFXMMU_LUT604L// GFXMMU LUT entry 604 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E2E4GFXMMU_LUT604H// GFXMMU LUT entry 604 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E2E8GFXMMU_LUT605L// GFXMMU LUT entry 605 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E2ECGFXMMU_LUT605H// GFXMMU LUT entry 605 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E2F0GFXMMU_LUT606L// GFXMMU LUT entry 606 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E2F4GFXMMU_LUT606H// GFXMMU LUT entry 606 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E2F8GFXMMU_LUT607L// GFXMMU LUT entry 607 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E2FCGFXMMU_LUT607H// GFXMMU LUT entry 607 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E300GFXMMU_LUT608L// GFXMMU LUT entry 608 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E304GFXMMU_LUT608H// GFXMMU LUT entry 608 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E308GFXMMU_LUT609L// GFXMMU LUT entry 609 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E30CGFXMMU_LUT609H// GFXMMU LUT entry 609 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E310GFXMMU_LUT610L// GFXMMU LUT entry 610 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E314GFXMMU_LUT610H// GFXMMU LUT entry 610 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E318GFXMMU_LUT611L// GFXMMU LUT entry 611 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E31CGFXMMU_LUT611H// GFXMMU LUT entry 611 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E320GFXMMU_LUT612L// GFXMMU LUT entry 612 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E324GFXMMU_LUT612H// GFXMMU LUT entry 612 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E328GFXMMU_LUT613L// GFXMMU LUT entry 613 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E32CGFXMMU_LUT613H// GFXMMU LUT entry 613 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E330GFXMMU_LUT614L// GFXMMU LUT entry 614 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E334GFXMMU_LUT614H// GFXMMU LUT entry 614 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E338GFXMMU_LUT615L// GFXMMU LUT entry 615 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E33CGFXMMU_LUT615H// GFXMMU LUT entry 615 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E340GFXMMU_LUT616L// GFXMMU LUT entry 616 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E344GFXMMU_LUT616H// GFXMMU LUT entry 616 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E348GFXMMU_LUT617L// GFXMMU LUT entry 617 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E34CGFXMMU_LUT617H// GFXMMU LUT entry 617 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E350GFXMMU_LUT618L// GFXMMU LUT entry 618 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E354GFXMMU_LUT618H// GFXMMU LUT entry 618 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E358GFXMMU_LUT619L// GFXMMU LUT entry 619 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E35CGFXMMU_LUT619H// GFXMMU LUT entry 619 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E360GFXMMU_LUT620L// GFXMMU LUT entry 620 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E364GFXMMU_LUT620H// GFXMMU LUT entry 620 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E368GFXMMU_LUT621L// GFXMMU LUT entry 621 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E36CGFXMMU_LUT621H// GFXMMU LUT entry 621 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E370GFXMMU_LUT622L// GFXMMU LUT entry 622 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E374GFXMMU_LUT622H// GFXMMU LUT entry 622 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E378GFXMMU_LUT623L// GFXMMU LUT entry 623 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E37CGFXMMU_LUT623H// GFXMMU LUT entry 623 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E380GFXMMU_LUT624L// GFXMMU LUT entry 624 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E384GFXMMU_LUT624H// GFXMMU LUT entry 624 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E388GFXMMU_LUT625L// GFXMMU LUT entry 625 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E38CGFXMMU_LUT625H// GFXMMU LUT entry 625 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E390GFXMMU_LUT626L// GFXMMU LUT entry 626 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E394GFXMMU_LUT626H// GFXMMU LUT entry 626 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E398GFXMMU_LUT627L// GFXMMU LUT entry 627 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E39CGFXMMU_LUT627H// GFXMMU LUT entry 627 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E3A0GFXMMU_LUT628L// GFXMMU LUT entry 628 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E3A4GFXMMU_LUT628H// GFXMMU LUT entry 628 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E3A8GFXMMU_LUT629L// GFXMMU LUT entry 629 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E3ACGFXMMU_LUT629H// GFXMMU LUT entry 629 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E3B0GFXMMU_LUT630L// GFXMMU LUT entry 630 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E3B4GFXMMU_LUT630H// GFXMMU LUT entry 630 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E3B8GFXMMU_LUT631L// GFXMMU LUT entry 631 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E3BCGFXMMU_LUT631H// GFXMMU LUT entry 631 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E3C0GFXMMU_LUT632L// GFXMMU LUT entry 632 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E3C4GFXMMU_LUT632H// GFXMMU LUT entry 632 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E3C8GFXMMU_LUT633L// GFXMMU LUT entry 633 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E3CCGFXMMU_LUT633H// GFXMMU LUT entry 633 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E3D0GFXMMU_LUT634L// GFXMMU LUT entry 634 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E3D4GFXMMU_LUT634H// GFXMMU LUT entry 634 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E3D8GFXMMU_LUT635L// GFXMMU LUT entry 635 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E3DCGFXMMU_LUT635H// GFXMMU LUT entry 635 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E3E0GFXMMU_LUT636L// GFXMMU LUT entry 636 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E3E4GFXMMU_LUT636H// GFXMMU LUT entry 636 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E3E8GFXMMU_LUT637L// GFXMMU LUT entry 637 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E3ECGFXMMU_LUT637H// GFXMMU LUT entry 637 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E3F0GFXMMU_LUT638L// GFXMMU LUT entry 638 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E3F4GFXMMU_LUT638H// GFXMMU LUT entry 638 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E3F8GFXMMU_LUT639L// GFXMMU LUT entry 639 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E3FCGFXMMU_LUT639H// GFXMMU LUT entry 639 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E400GFXMMU_LUT640L// GFXMMU LUT entry 640 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E404GFXMMU_LUT640H// GFXMMU LUT entry 640 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E408GFXMMU_LUT641L// GFXMMU LUT entry 641 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E40CGFXMMU_LUT641H// GFXMMU LUT entry 641 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E410GFXMMU_LUT642L// GFXMMU LUT entry 642 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E414GFXMMU_LUT642H// GFXMMU LUT entry 642 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E418GFXMMU_LUT643L// GFXMMU LUT entry 643 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E41CGFXMMU_LUT643H// GFXMMU LUT entry 643 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E420GFXMMU_LUT644L// GFXMMU LUT entry 644 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E424GFXMMU_LUT644H// GFXMMU LUT entry 644 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E428GFXMMU_LUT645L// GFXMMU LUT entry 645 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E42CGFXMMU_LUT645H// GFXMMU LUT entry 645 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E430GFXMMU_LUT646L// GFXMMU LUT entry 646 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E434GFXMMU_LUT646H// GFXMMU LUT entry 646 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E438GFXMMU_LUT647L// GFXMMU LUT entry 647 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E43CGFXMMU_LUT647H// GFXMMU LUT entry 647 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E440GFXMMU_LUT648L// GFXMMU LUT entry 648 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E444GFXMMU_LUT648H// GFXMMU LUT entry 648 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E448GFXMMU_LUT649L// GFXMMU LUT entry 649 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E44CGFXMMU_LUT649H// GFXMMU LUT entry 649 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E450GFXMMU_LUT650L// GFXMMU LUT entry 650 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E454GFXMMU_LUT650H// GFXMMU LUT entry 650 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E458GFXMMU_LUT651L// GFXMMU LUT entry 651 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E45CGFXMMU_LUT651H// GFXMMU LUT entry 651 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E460GFXMMU_LUT652L// GFXMMU LUT entry 652 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E464GFXMMU_LUT652H// GFXMMU LUT entry 652 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E468GFXMMU_LUT653L// GFXMMU LUT entry 653 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E46CGFXMMU_LUT653H// GFXMMU LUT entry 653 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E470GFXMMU_LUT654L// GFXMMU LUT entry 654 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E474GFXMMU_LUT654H// GFXMMU LUT entry 654 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E478GFXMMU_LUT655L// GFXMMU LUT entry 655 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E47CGFXMMU_LUT655H// GFXMMU LUT entry 655 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E480GFXMMU_LUT656L// GFXMMU LUT entry 656 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E484GFXMMU_LUT656H// GFXMMU LUT entry 656 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E488GFXMMU_LUT657L// GFXMMU LUT entry 657 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E48CGFXMMU_LUT657H// GFXMMU LUT entry 657 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E490GFXMMU_LUT658L// GFXMMU LUT entry 658 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E494GFXMMU_LUT658H// GFXMMU LUT entry 658 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E498GFXMMU_LUT659L// GFXMMU LUT entry 659 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E49CGFXMMU_LUT659H// GFXMMU LUT entry 659 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E4A0GFXMMU_LUT660L// GFXMMU LUT entry 660 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E4A4GFXMMU_LUT660H// GFXMMU LUT entry 660 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E4A8GFXMMU_LUT661L// GFXMMU LUT entry 661 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E4ACGFXMMU_LUT661H// GFXMMU LUT entry 661 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E4B0GFXMMU_LUT662L// GFXMMU LUT entry 662 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E4B4GFXMMU_LUT662H// GFXMMU LUT entry 662 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E4B8GFXMMU_LUT663L// GFXMMU LUT entry 663 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E4BCGFXMMU_LUT663H// GFXMMU LUT entry 663 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E4C0GFXMMU_LUT664L// GFXMMU LUT entry 664 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E4C4GFXMMU_LUT664H// GFXMMU LUT entry 664 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E4C8GFXMMU_LUT665L// GFXMMU LUT entry 665 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E4CCGFXMMU_LUT665H// GFXMMU LUT entry 665 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E4D0GFXMMU_LUT666L// GFXMMU LUT entry 666 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E4D4GFXMMU_LUT666H// GFXMMU LUT entry 666 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E4D8GFXMMU_LUT667L// GFXMMU LUT entry 667 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E4DCGFXMMU_LUT667H// GFXMMU LUT entry 667 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E4E0GFXMMU_LUT668L// GFXMMU LUT entry 668 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E4E4GFXMMU_LUT668H// GFXMMU LUT entry 668 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E4E8GFXMMU_LUT669L// GFXMMU LUT entry 669 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E4ECGFXMMU_LUT669H// GFXMMU LUT entry 669 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E4F0GFXMMU_LUT670L// GFXMMU LUT entry 670 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E4F4GFXMMU_LUT670H// GFXMMU LUT entry 670 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E4F8GFXMMU_LUT671L// GFXMMU LUT entry 671 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E4FCGFXMMU_LUT671H// GFXMMU LUT entry 671 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E500GFXMMU_LUT672L// GFXMMU LUT entry 672 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E504GFXMMU_LUT672H// GFXMMU LUT entry 672 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E508GFXMMU_LUT673L// GFXMMU LUT entry 673 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E50CGFXMMU_LUT673H// GFXMMU LUT entry 673 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E510GFXMMU_LUT674L// GFXMMU LUT entry 674 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E514GFXMMU_LUT674H// GFXMMU LUT entry 674 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E518GFXMMU_LUT675L// GFXMMU LUT entry 675 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E51CGFXMMU_LUT675H// GFXMMU LUT entry 675 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E520GFXMMU_LUT676L// GFXMMU LUT entry 676 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E524GFXMMU_LUT676H// GFXMMU LUT entry 676 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E528GFXMMU_LUT677L// GFXMMU LUT entry 677 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E52CGFXMMU_LUT677H// GFXMMU LUT entry 677 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E530GFXMMU_LUT678L// GFXMMU LUT entry 678 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E534GFXMMU_LUT678H// GFXMMU LUT entry 678 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E538GFXMMU_LUT679L// GFXMMU LUT entry 679 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E53CGFXMMU_LUT679H// GFXMMU LUT entry 679 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E540GFXMMU_LUT680L// GFXMMU LUT entry 680 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E544GFXMMU_LUT680H// GFXMMU LUT entry 680 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E548GFXMMU_LUT681L// GFXMMU LUT entry 681 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E54CGFXMMU_LUT681H// GFXMMU LUT entry 681 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E550GFXMMU_LUT682L// GFXMMU LUT entry 682 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E554GFXMMU_LUT682H// GFXMMU LUT entry 682 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E558GFXMMU_LUT683L// GFXMMU LUT entry 683 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E55CGFXMMU_LUT683H// GFXMMU LUT entry 683 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E560GFXMMU_LUT684L// GFXMMU LUT entry 684 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E564GFXMMU_LUT684H// GFXMMU LUT entry 684 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E568GFXMMU_LUT685L// GFXMMU LUT entry 685 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E56CGFXMMU_LUT685H// GFXMMU LUT entry 685 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E570GFXMMU_LUT686L// GFXMMU LUT entry 686 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E574GFXMMU_LUT686H// GFXMMU LUT entry 686 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E578GFXMMU_LUT687L// GFXMMU LUT entry 687 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E57CGFXMMU_LUT687H// GFXMMU LUT entry 687 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E580GFXMMU_LUT688L// GFXMMU LUT entry 688 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E584GFXMMU_LUT688H// GFXMMU LUT entry 688 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E588GFXMMU_LUT689L// GFXMMU LUT entry 689 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E58CGFXMMU_LUT689H// GFXMMU LUT entry 689 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E590GFXMMU_LUT690L// GFXMMU LUT entry 690 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E594GFXMMU_LUT690H// GFXMMU LUT entry 690 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E598GFXMMU_LUT691L// GFXMMU LUT entry 691 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E59CGFXMMU_LUT691H// GFXMMU LUT entry 691 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E5A0GFXMMU_LUT692L// GFXMMU LUT entry 692 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E5A4GFXMMU_LUT692H// GFXMMU LUT entry 692 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E5A8GFXMMU_LUT693L// GFXMMU LUT entry 693 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E5ACGFXMMU_LUT693H// GFXMMU LUT entry 693 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E5B0GFXMMU_LUT694L// GFXMMU LUT entry 694 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E5B4GFXMMU_LUT694H// GFXMMU LUT entry 694 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E5B8GFXMMU_LUT695L// GFXMMU LUT entry 695 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E5BCGFXMMU_LUT695H// GFXMMU LUT entry 695 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E5C0GFXMMU_LUT696L// GFXMMU LUT entry 696 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E5C4GFXMMU_LUT696H// GFXMMU LUT entry 696 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E5C8GFXMMU_LUT697L// GFXMMU LUT entry 697 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E5CCGFXMMU_LUT697H// GFXMMU LUT entry 697 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E5D0GFXMMU_LUT698L// GFXMMU LUT entry 698 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E5D4GFXMMU_LUT698H// GFXMMU LUT entry 698 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E5D8GFXMMU_LUT699L// GFXMMU LUT entry 699 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E5DCGFXMMU_LUT699H// GFXMMU LUT entry 699 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E5E0GFXMMU_LUT700L// GFXMMU LUT entry 700 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E5E4GFXMMU_LUT700H// GFXMMU LUT entry 700 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E5E8GFXMMU_LUT701L// GFXMMU LUT entry 701 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E5ECGFXMMU_LUT701H// GFXMMU LUT entry 701 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E5F0GFXMMU_LUT702L// GFXMMU LUT entry 702 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E5F4GFXMMU_LUT702H// GFXMMU LUT entry 702 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E5F8GFXMMU_LUT703L// GFXMMU LUT entry 703 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E5FCGFXMMU_LUT703H// GFXMMU LUT entry 703 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E600GFXMMU_LUT704L// GFXMMU LUT entry 704 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E604GFXMMU_LUT704H// GFXMMU LUT entry 704 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E608GFXMMU_LUT705L// GFXMMU LUT entry 705 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E60CGFXMMU_LUT705H// GFXMMU LUT entry 705 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E610GFXMMU_LUT706L// GFXMMU LUT entry 706 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E614GFXMMU_LUT706H// GFXMMU LUT entry 706 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E618GFXMMU_LUT707L// GFXMMU LUT entry 707 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E61CGFXMMU_LUT707H// GFXMMU LUT entry 707 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E620GFXMMU_LUT708L// GFXMMU LUT entry 708 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E624GFXMMU_LUT708H// GFXMMU LUT entry 708 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E628GFXMMU_LUT709L// GFXMMU LUT entry 709 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E62CGFXMMU_LUT709H// GFXMMU LUT entry 709 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E630GFXMMU_LUT710L// GFXMMU LUT entry 710 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E634GFXMMU_LUT710H// GFXMMU LUT entry 710 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E638GFXMMU_LUT711L// GFXMMU LUT entry 711 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E63CGFXMMU_LUT711H// GFXMMU LUT entry 711 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E640GFXMMU_LUT712L// GFXMMU LUT entry 712 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E644GFXMMU_LUT712H// GFXMMU LUT entry 712 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E648GFXMMU_LUT713L// GFXMMU LUT entry 713 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E64CGFXMMU_LUT713H// GFXMMU LUT entry 713 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E650GFXMMU_LUT714L// GFXMMU LUT entry 714 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E654GFXMMU_LUT714H// GFXMMU LUT entry 714 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E658GFXMMU_LUT715L// GFXMMU LUT entry 715 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E65CGFXMMU_LUT715H// GFXMMU LUT entry 715 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E660GFXMMU_LUT716L// GFXMMU LUT entry 716 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E664GFXMMU_LUT716H// GFXMMU LUT entry 716 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E668GFXMMU_LUT717L// GFXMMU LUT entry 717 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E66CGFXMMU_LUT717H// GFXMMU LUT entry 717 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E670GFXMMU_LUT718L// GFXMMU LUT entry 718 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E674GFXMMU_LUT718H// GFXMMU LUT entry 718 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E678GFXMMU_LUT719L// GFXMMU LUT entry 719 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E67CGFXMMU_LUT719H// GFXMMU LUT entry 719 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E680GFXMMU_LUT720L// GFXMMU LUT entry 720 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E684GFXMMU_LUT720H// GFXMMU LUT entry 720 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E688GFXMMU_LUT721L// GFXMMU LUT entry 721 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E68CGFXMMU_LUT721H// GFXMMU LUT entry 721 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E690GFXMMU_LUT722L// GFXMMU LUT entry 722 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E694GFXMMU_LUT722H// GFXMMU LUT entry 722 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E698GFXMMU_LUT723L// GFXMMU LUT entry 723 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E69CGFXMMU_LUT723H// GFXMMU LUT entry 723 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E6A0GFXMMU_LUT724L// GFXMMU LUT entry 724 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E6A4GFXMMU_LUT724H// GFXMMU LUT entry 724 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E6A8GFXMMU_LUT725L// GFXMMU LUT entry 725 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E6ACGFXMMU_LUT725H// GFXMMU LUT entry 725 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E6B0GFXMMU_LUT726L// GFXMMU LUT entry 726 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E6B4GFXMMU_LUT726H// GFXMMU LUT entry 726 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E6B8GFXMMU_LUT727L// GFXMMU LUT entry 727 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E6BCGFXMMU_LUT727H// GFXMMU LUT entry 727 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E6C0GFXMMU_LUT728L// GFXMMU LUT entry 728 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E6C4GFXMMU_LUT728H// GFXMMU LUT entry 728 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E6C8GFXMMU_LUT729L// GFXMMU LUT entry 729 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E6CCGFXMMU_LUT729H// GFXMMU LUT entry 729 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E6D0GFXMMU_LUT730L// GFXMMU LUT entry 730 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E6D4GFXMMU_LUT730H// GFXMMU LUT entry 730 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E6D8GFXMMU_LUT731L// GFXMMU LUT entry 731 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E6DCGFXMMU_LUT731H// GFXMMU LUT entry 731 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E6E0GFXMMU_LUT732L// GFXMMU LUT entry 732 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E6E4GFXMMU_LUT732H// GFXMMU LUT entry 732 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E6E8GFXMMU_LUT733L// GFXMMU LUT entry 733 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E6ECGFXMMU_LUT733H// GFXMMU LUT entry 733 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E6F0GFXMMU_LUT734L// GFXMMU LUT entry 734 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E6F4GFXMMU_LUT734H// GFXMMU LUT entry 734 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E6F8GFXMMU_LUT735L// GFXMMU LUT entry 735 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E6FCGFXMMU_LUT735H// GFXMMU LUT entry 735 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E700GFXMMU_LUT736L// GFXMMU LUT entry 736 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E704GFXMMU_LUT736H// GFXMMU LUT entry 736 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E708GFXMMU_LUT737L// GFXMMU LUT entry 737 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E70CGFXMMU_LUT737H// GFXMMU LUT entry 737 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E710GFXMMU_LUT738L// GFXMMU LUT entry 738 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E714GFXMMU_LUT738H// GFXMMU LUT entry 738 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E718GFXMMU_LUT739L// GFXMMU LUT entry 739 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E71CGFXMMU_LUT739H// GFXMMU LUT entry 739 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E720GFXMMU_LUT740L// GFXMMU LUT entry 740 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E724GFXMMU_LUT740H// GFXMMU LUT entry 740 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E728GFXMMU_LUT741L// GFXMMU LUT entry 741 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E72CGFXMMU_LUT741H// GFXMMU LUT entry 741 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E730GFXMMU_LUT742L// GFXMMU LUT entry 742 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E734GFXMMU_LUT742H// GFXMMU LUT entry 742 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E738GFXMMU_LUT743L// GFXMMU LUT entry 743 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E73CGFXMMU_LUT743H// GFXMMU LUT entry 743 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E740GFXMMU_LUT744L// GFXMMU LUT entry 744 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E744GFXMMU_LUT744H// GFXMMU LUT entry 744 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E748GFXMMU_LUT745L// GFXMMU LUT entry 745 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E74CGFXMMU_LUT745H// GFXMMU LUT entry 745 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E750GFXMMU_LUT746L// GFXMMU LUT entry 746 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E754GFXMMU_LUT746H// GFXMMU LUT entry 746 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E758GFXMMU_LUT747L// GFXMMU LUT entry 747 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E75CGFXMMU_LUT747H// GFXMMU LUT entry 747 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E760GFXMMU_LUT748L// GFXMMU LUT entry 748 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E764GFXMMU_LUT748H// GFXMMU LUT entry 748 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E768GFXMMU_LUT749L// GFXMMU LUT entry 749 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E76CGFXMMU_LUT749H// GFXMMU LUT entry 749 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E770GFXMMU_LUT750L// GFXMMU LUT entry 750 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E774GFXMMU_LUT750H// GFXMMU LUT entry 750 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E778GFXMMU_LUT751L// GFXMMU LUT entry 751 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E77CGFXMMU_LUT751H// GFXMMU LUT entry 751 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E780GFXMMU_LUT752L// GFXMMU LUT entry 752 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E784GFXMMU_LUT752H// GFXMMU LUT entry 752 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E788GFXMMU_LUT753L// GFXMMU LUT entry 753 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E78CGFXMMU_LUT753H// GFXMMU LUT entry 753 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E790GFXMMU_LUT754L// GFXMMU LUT entry 754 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E794GFXMMU_LUT754H// GFXMMU LUT entry 754 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E798GFXMMU_LUT755L// GFXMMU LUT entry 755 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E79CGFXMMU_LUT755H// GFXMMU LUT entry 755 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E7A0GFXMMU_LUT756L// GFXMMU LUT entry 756 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E7A4GFXMMU_LUT756H// GFXMMU LUT entry 756 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E7A8GFXMMU_LUT757L// GFXMMU LUT entry 757 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E7ACGFXMMU_LUT757H// GFXMMU LUT entry 757 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E7B0GFXMMU_LUT758L// GFXMMU LUT entry 758 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E7B4GFXMMU_LUT758H// GFXMMU LUT entry 758 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E7B8GFXMMU_LUT759L// GFXMMU LUT entry 759 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E7BCGFXMMU_LUT759H// GFXMMU LUT entry 759 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E7C0GFXMMU_LUT760L// GFXMMU LUT entry 760 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E7C4GFXMMU_LUT760H// GFXMMU LUT entry 760 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E7C8GFXMMU_LUT761L// GFXMMU LUT entry 761 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E7CCGFXMMU_LUT761H// GFXMMU LUT entry 761 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E7D0GFXMMU_LUT762L// GFXMMU LUT entry 762 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E7D4GFXMMU_LUT762H// GFXMMU LUT entry 762 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E7D8GFXMMU_LUT763L// GFXMMU LUT entry 763 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E7DCGFXMMU_LUT763H// GFXMMU LUT entry 763 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E7E0GFXMMU_LUT764L// GFXMMU LUT entry 764 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E7E4GFXMMU_LUT764H// GFXMMU LUT entry 764 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E7E8GFXMMU_LUT765L// GFXMMU LUT entry 765 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E7ECGFXMMU_LUT765H// GFXMMU LUT entry 765 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E7F0GFXMMU_LUT766L// GFXMMU LUT entry 766 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E7F4GFXMMU_LUT766H// GFXMMU LUT entry 766 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E7F8GFXMMU_LUT767L// GFXMMU LUT entry 767 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E7FCGFXMMU_LUT767H// GFXMMU LUT entry 767 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E800GFXMMU_LUT768L// GFXMMU LUT entry 768 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E804GFXMMU_LUT768H// GFXMMU LUT entry 768 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E808GFXMMU_LUT769L// GFXMMU LUT entry 769 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E80CGFXMMU_LUT769H// GFXMMU LUT entry 769 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E810GFXMMU_LUT770L// GFXMMU LUT entry 770 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E814GFXMMU_LUT770H// GFXMMU LUT entry 770 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E818GFXMMU_LUT771L// GFXMMU LUT entry 771 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E81CGFXMMU_LUT771H// GFXMMU LUT entry 771 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E820GFXMMU_LUT772L// GFXMMU LUT entry 772 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E824GFXMMU_LUT772H// GFXMMU LUT entry 772 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E828GFXMMU_LUT773L// GFXMMU LUT entry 773 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E82CGFXMMU_LUT773H// GFXMMU LUT entry 773 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E830GFXMMU_LUT774L// GFXMMU LUT entry 774 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E834GFXMMU_LUT774H// GFXMMU LUT entry 774 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E838GFXMMU_LUT775L// GFXMMU LUT entry 775 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E83CGFXMMU_LUT775H// GFXMMU LUT entry 775 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E840GFXMMU_LUT776L// GFXMMU LUT entry 776 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E844GFXMMU_LUT776H// GFXMMU LUT entry 776 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E848GFXMMU_LUT777L// GFXMMU LUT entry 777 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E84CGFXMMU_LUT777H// GFXMMU LUT entry 777 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E850GFXMMU_LUT778L// GFXMMU LUT entry 778 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E854GFXMMU_LUT778H// GFXMMU LUT entry 778 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E858GFXMMU_LUT779L// GFXMMU LUT entry 779 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E85CGFXMMU_LUT779H// GFXMMU LUT entry 779 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E860GFXMMU_LUT780L// GFXMMU LUT entry 780 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E864GFXMMU_LUT780H// GFXMMU LUT entry 780 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E868GFXMMU_LUT781L// GFXMMU LUT entry 781 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E86CGFXMMU_LUT781H// GFXMMU LUT entry 781 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E870GFXMMU_LUT782L// GFXMMU LUT entry 782 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E874GFXMMU_LUT782H// GFXMMU LUT entry 782 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E878GFXMMU_LUT783L// GFXMMU LUT entry 783 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E87CGFXMMU_LUT783H// GFXMMU LUT entry 783 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E880GFXMMU_LUT784L// GFXMMU LUT entry 784 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E884GFXMMU_LUT784H// GFXMMU LUT entry 784 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E888GFXMMU_LUT785L// GFXMMU LUT entry 785 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E88CGFXMMU_LUT785H// GFXMMU LUT entry 785 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E890GFXMMU_LUT786L// GFXMMU LUT entry 786 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E894GFXMMU_LUT786H// GFXMMU LUT entry 786 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E898GFXMMU_LUT787L// GFXMMU LUT entry 787 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E89CGFXMMU_LUT787H// GFXMMU LUT entry 787 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E8A0GFXMMU_LUT788L// GFXMMU LUT entry 788 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E8A4GFXMMU_LUT788H// GFXMMU LUT entry 788 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E8A8GFXMMU_LUT789L// GFXMMU LUT entry 789 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E8ACGFXMMU_LUT789H// GFXMMU LUT entry 789 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E8B0GFXMMU_LUT790L// GFXMMU LUT entry 790 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E8B4GFXMMU_LUT790H// GFXMMU LUT entry 790 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E8B8GFXMMU_LUT791L// GFXMMU LUT entry 791 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E8BCGFXMMU_LUT791H// GFXMMU LUT entry 791 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E8C0GFXMMU_LUT792L// GFXMMU LUT entry 792 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E8C4GFXMMU_LUT792H// GFXMMU LUT entry 792 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E8C8GFXMMU_LUT793L// GFXMMU LUT entry 793 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E8CCGFXMMU_LUT793H// GFXMMU LUT entry 793 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E8D0GFXMMU_LUT794L// GFXMMU LUT entry 794 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E8D4GFXMMU_LUT794H// GFXMMU LUT entry 794 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E8D8GFXMMU_LUT795L// GFXMMU LUT entry 795 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E8DCGFXMMU_LUT795H// GFXMMU LUT entry 795 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E8E0GFXMMU_LUT796L// GFXMMU LUT entry 796 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E8E4GFXMMU_LUT796H// GFXMMU LUT entry 796 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E8E8GFXMMU_LUT797L// GFXMMU LUT entry 797 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E8ECGFXMMU_LUT797H// GFXMMU LUT entry 797 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E8F0GFXMMU_LUT798L// GFXMMU LUT entry 798 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E8F4GFXMMU_LUT798H// GFXMMU LUT entry 798 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E8F8GFXMMU_LUT799L// GFXMMU LUT entry 799 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E8FCGFXMMU_LUT799H// GFXMMU LUT entry 799 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E900GFXMMU_LUT800L// GFXMMU LUT entry 800 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E904GFXMMU_LUT800H// GFXMMU LUT entry 800 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E908GFXMMU_LUT801L// GFXMMU LUT entry 801 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E90CGFXMMU_LUT801H// GFXMMU LUT entry 801 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E910GFXMMU_LUT802L// GFXMMU LUT entry 802 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E914GFXMMU_LUT802H// GFXMMU LUT entry 802 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E918GFXMMU_LUT803L// GFXMMU LUT entry 803 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E91CGFXMMU_LUT803H// GFXMMU LUT entry 803 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E920GFXMMU_LUT804L// GFXMMU LUT entry 804 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E924GFXMMU_LUT804H// GFXMMU LUT entry 804 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E928GFXMMU_LUT805L// GFXMMU LUT entry 805 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E92CGFXMMU_LUT805H// GFXMMU LUT entry 805 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E930GFXMMU_LUT806L// GFXMMU LUT entry 806 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E934GFXMMU_LUT806H// GFXMMU LUT entry 806 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E938GFXMMU_LUT807L// GFXMMU LUT entry 807 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E93CGFXMMU_LUT807H// GFXMMU LUT entry 807 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E940GFXMMU_LUT808L// GFXMMU LUT entry 808 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E944GFXMMU_LUT808H// GFXMMU LUT entry 808 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E948GFXMMU_LUT809L// GFXMMU LUT entry 809 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E94CGFXMMU_LUT809H// GFXMMU LUT entry 809 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E950GFXMMU_LUT810L// GFXMMU LUT entry 810 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E954GFXMMU_LUT810H// GFXMMU LUT entry 810 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E958GFXMMU_LUT811L// GFXMMU LUT entry 811 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E95CGFXMMU_LUT811H// GFXMMU LUT entry 811 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E960GFXMMU_LUT812L// GFXMMU LUT entry 812 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E964GFXMMU_LUT812H// GFXMMU LUT entry 812 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E968GFXMMU_LUT813L// GFXMMU LUT entry 813 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E96CGFXMMU_LUT813H// GFXMMU LUT entry 813 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E970GFXMMU_LUT814L// GFXMMU LUT entry 814 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E974GFXMMU_LUT814H// GFXMMU LUT entry 814 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E978GFXMMU_LUT815L// GFXMMU LUT entry 815 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E97CGFXMMU_LUT815H// GFXMMU LUT entry 815 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E980GFXMMU_LUT816L// GFXMMU LUT entry 816 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E984GFXMMU_LUT816H// GFXMMU LUT entry 816 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E988GFXMMU_LUT817L// GFXMMU LUT entry 817 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E98CGFXMMU_LUT817H// GFXMMU LUT entry 817 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E990GFXMMU_LUT818L// GFXMMU LUT entry 818 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E994GFXMMU_LUT818H// GFXMMU LUT entry 818 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E998GFXMMU_LUT819L// GFXMMU LUT entry 819 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E99CGFXMMU_LUT819H// GFXMMU LUT entry 819 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E9A0GFXMMU_LUT820L// GFXMMU LUT entry 820 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E9A4GFXMMU_LUT820H// GFXMMU LUT entry 820 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E9A8GFXMMU_LUT821L// GFXMMU LUT entry 821 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E9ACGFXMMU_LUT821H// GFXMMU LUT entry 821 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E9B0GFXMMU_LUT822L// GFXMMU LUT entry 822 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E9B4GFXMMU_LUT822H// GFXMMU LUT entry 822 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E9B8GFXMMU_LUT823L// GFXMMU LUT entry 823 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E9BCGFXMMU_LUT823H// GFXMMU LUT entry 823 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E9C0GFXMMU_LUT824L// GFXMMU LUT entry 824 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E9C4GFXMMU_LUT824H// GFXMMU LUT entry 824 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E9C8GFXMMU_LUT825L// GFXMMU LUT entry 825 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E9CCGFXMMU_LUT825H// GFXMMU LUT entry 825 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E9D0GFXMMU_LUT826L// GFXMMU LUT entry 826 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E9D4GFXMMU_LUT826H// GFXMMU LUT entry 826 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E9D8GFXMMU_LUT827L// GFXMMU LUT entry 827 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E9DCGFXMMU_LUT827H// GFXMMU LUT entry 827 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E9E0GFXMMU_LUT828L// GFXMMU LUT entry 828 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E9E4GFXMMU_LUT828H// GFXMMU LUT entry 828 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E9E8GFXMMU_LUT829L// GFXMMU LUT entry 829 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E9ECGFXMMU_LUT829H// GFXMMU LUT entry 829 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E9F0GFXMMU_LUT830L// GFXMMU LUT entry 830 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E9F4GFXMMU_LUT830H// GFXMMU LUT entry 830 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002E9F8GFXMMU_LUT831L// GFXMMU LUT entry 831 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002E9FCGFXMMU_LUT831H// GFXMMU LUT entry 831 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA00GFXMMU_LUT832L// GFXMMU LUT entry 832 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA04GFXMMU_LUT832H// GFXMMU LUT entry 832 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA08GFXMMU_LUT833L// GFXMMU LUT entry 833 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA0CGFXMMU_LUT833H// GFXMMU LUT entry 833 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA10GFXMMU_LUT834L// GFXMMU LUT entry 834 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA14GFXMMU_LUT834H// GFXMMU LUT entry 834 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA18GFXMMU_LUT835L// GFXMMU LUT entry 835 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA1CGFXMMU_LUT835H// GFXMMU LUT entry 835 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA20GFXMMU_LUT836L// GFXMMU LUT entry 836 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA24GFXMMU_LUT836H// GFXMMU LUT entry 836 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA28GFXMMU_LUT837L// GFXMMU LUT entry 837 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA2CGFXMMU_LUT837H// GFXMMU LUT entry 837 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA30GFXMMU_LUT838L// GFXMMU LUT entry 838 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA34GFXMMU_LUT838H// GFXMMU LUT entry 838 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA38GFXMMU_LUT839L// GFXMMU LUT entry 839 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA3CGFXMMU_LUT839H// GFXMMU LUT entry 839 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA40GFXMMU_LUT840L// GFXMMU LUT entry 840 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA44GFXMMU_LUT840H// GFXMMU LUT entry 840 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA48GFXMMU_LUT841L// GFXMMU LUT entry 841 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA4CGFXMMU_LUT841H// GFXMMU LUT entry 841 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA50GFXMMU_LUT842L// GFXMMU LUT entry 842 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA54GFXMMU_LUT842H// GFXMMU LUT entry 842 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA58GFXMMU_LUT843L// GFXMMU LUT entry 843 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA5CGFXMMU_LUT843H// GFXMMU LUT entry 843 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA60GFXMMU_LUT844L// GFXMMU LUT entry 844 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA64GFXMMU_LUT844H// GFXMMU LUT entry 844 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA68GFXMMU_LUT845L// GFXMMU LUT entry 845 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA6CGFXMMU_LUT845H// GFXMMU LUT entry 845 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA70GFXMMU_LUT846L// GFXMMU LUT entry 846 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA74GFXMMU_LUT846H// GFXMMU LUT entry 846 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA78GFXMMU_LUT847L// GFXMMU LUT entry 847 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA7CGFXMMU_LUT847H// GFXMMU LUT entry 847 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA80GFXMMU_LUT848L// GFXMMU LUT entry 848 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA84GFXMMU_LUT848H// GFXMMU LUT entry 848 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA88GFXMMU_LUT849L// GFXMMU LUT entry 849 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA8CGFXMMU_LUT849H// GFXMMU LUT entry 849 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA90GFXMMU_LUT850L// GFXMMU LUT entry 850 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA94GFXMMU_LUT850H// GFXMMU LUT entry 850 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EA98GFXMMU_LUT851L// GFXMMU LUT entry 851 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EA9CGFXMMU_LUT851H// GFXMMU LUT entry 851 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EAA0GFXMMU_LUT852L// GFXMMU LUT entry 852 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EAA4GFXMMU_LUT852H// GFXMMU LUT entry 852 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EAA8GFXMMU_LUT853L// GFXMMU LUT entry 853 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EAACGFXMMU_LUT853H// GFXMMU LUT entry 853 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EAB0GFXMMU_LUT854L// GFXMMU LUT entry 854 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EAB4GFXMMU_LUT854H// GFXMMU LUT entry 854 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EAB8GFXMMU_LUT855L// GFXMMU LUT entry 855 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EABCGFXMMU_LUT855H// GFXMMU LUT entry 855 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EAC0GFXMMU_LUT856L// GFXMMU LUT entry 856 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EAC4GFXMMU_LUT856H// GFXMMU LUT entry 856 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EAC8GFXMMU_LUT857L// GFXMMU LUT entry 857 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EACCGFXMMU_LUT857H// GFXMMU LUT entry 857 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EAD0GFXMMU_LUT858L// GFXMMU LUT entry 858 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EAD4GFXMMU_LUT858H// GFXMMU LUT entry 858 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EAD8GFXMMU_LUT859L// GFXMMU LUT entry 859 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EADCGFXMMU_LUT859H// GFXMMU LUT entry 859 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EAE0GFXMMU_LUT860L// GFXMMU LUT entry 860 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EAE4GFXMMU_LUT860H// GFXMMU LUT entry 860 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EAE8GFXMMU_LUT861L// GFXMMU LUT entry 861 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EAECGFXMMU_LUT861H// GFXMMU LUT entry 861 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EAF0GFXMMU_LUT862L// GFXMMU LUT entry 862 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EAF4GFXMMU_LUT862H// GFXMMU LUT entry 862 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EAF8GFXMMU_LUT863L// GFXMMU LUT entry 863 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EAFCGFXMMU_LUT863H// GFXMMU LUT entry 863 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB00GFXMMU_LUT864L// GFXMMU LUT entry 864 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB04GFXMMU_LUT864H// GFXMMU LUT entry 864 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB08GFXMMU_LUT865L// GFXMMU LUT entry 865 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB0CGFXMMU_LUT865H// GFXMMU LUT entry 865 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB10GFXMMU_LUT866L// GFXMMU LUT entry 866 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB14GFXMMU_LUT866H// GFXMMU LUT entry 866 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB18GFXMMU_LUT867L// GFXMMU LUT entry 867 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB1CGFXMMU_LUT867H// GFXMMU LUT entry 867 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB20GFXMMU_LUT868L// GFXMMU LUT entry 868 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB24GFXMMU_LUT868H// GFXMMU LUT entry 868 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB28GFXMMU_LUT869L// GFXMMU LUT entry 869 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB2CGFXMMU_LUT869H// GFXMMU LUT entry 869 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB30GFXMMU_LUT870L// GFXMMU LUT entry 870 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB34GFXMMU_LUT870H// GFXMMU LUT entry 870 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB38GFXMMU_LUT871L// GFXMMU LUT entry 871 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB3CGFXMMU_LUT871H// GFXMMU LUT entry 871 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB40GFXMMU_LUT872L// GFXMMU LUT entry 872 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB44GFXMMU_LUT872H// GFXMMU LUT entry 872 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB48GFXMMU_LUT873L// GFXMMU LUT entry 873 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB4CGFXMMU_LUT873H// GFXMMU LUT entry 873 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB50GFXMMU_LUT874L// GFXMMU LUT entry 874 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB54GFXMMU_LUT874H// GFXMMU LUT entry 874 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB58GFXMMU_LUT875L// GFXMMU LUT entry 875 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB5CGFXMMU_LUT875H// GFXMMU LUT entry 875 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB60GFXMMU_LUT876L// GFXMMU LUT entry 876 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB64GFXMMU_LUT876H// GFXMMU LUT entry 876 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB68GFXMMU_LUT877L// GFXMMU LUT entry 877 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB6CGFXMMU_LUT877H// GFXMMU LUT entry 877 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB70GFXMMU_LUT878L// GFXMMU LUT entry 878 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB74GFXMMU_LUT878H// GFXMMU LUT entry 878 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB78GFXMMU_LUT879L// GFXMMU LUT entry 879 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB7CGFXMMU_LUT879H// GFXMMU LUT entry 879 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB80GFXMMU_LUT880L// GFXMMU LUT entry 880 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB84GFXMMU_LUT880H// GFXMMU LUT entry 880 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB88GFXMMU_LUT881L// GFXMMU LUT entry 881 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB8CGFXMMU_LUT881H// GFXMMU LUT entry 881 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB90GFXMMU_LUT882L// GFXMMU LUT entry 882 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB94GFXMMU_LUT882H// GFXMMU LUT entry 882 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EB98GFXMMU_LUT883L// GFXMMU LUT entry 883 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EB9CGFXMMU_LUT883H// GFXMMU LUT entry 883 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EBA0GFXMMU_LUT884L// GFXMMU LUT entry 884 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EBA4GFXMMU_LUT884H// GFXMMU LUT entry 884 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EBA8GFXMMU_LUT885L// GFXMMU LUT entry 885 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EBACGFXMMU_LUT885H// GFXMMU LUT entry 885 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EBB0GFXMMU_LUT886L// GFXMMU LUT entry 886 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EBB4GFXMMU_LUT886H// GFXMMU LUT entry 886 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EBB8GFXMMU_LUT887L// GFXMMU LUT entry 887 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EBBCGFXMMU_LUT887H// GFXMMU LUT entry 887 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EBC0GFXMMU_LUT888L// GFXMMU LUT entry 888 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EBC4GFXMMU_LUT888H// GFXMMU LUT entry 888 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EBC8GFXMMU_LUT889L// GFXMMU LUT entry 889 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EBCCGFXMMU_LUT889H// GFXMMU LUT entry 889 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EBD0GFXMMU_LUT890L// GFXMMU LUT entry 890 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EBD4GFXMMU_LUT890H// GFXMMU LUT entry 890 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EBD8GFXMMU_LUT891L// GFXMMU LUT entry 891 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EBDCGFXMMU_LUT891H// GFXMMU LUT entry 891 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EBE0GFXMMU_LUT892L// GFXMMU LUT entry 892 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EBE4GFXMMU_LUT892H// GFXMMU LUT entry 892 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EBE8GFXMMU_LUT893L// GFXMMU LUT entry 893 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EBECGFXMMU_LUT893H// GFXMMU LUT entry 893 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EBF0GFXMMU_LUT894L// GFXMMU LUT entry 894 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EBF4GFXMMU_LUT894H// GFXMMU LUT entry 894 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EBF8GFXMMU_LUT895L// GFXMMU LUT entry 895 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EBFCGFXMMU_LUT895H// GFXMMU LUT entry 895 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC00GFXMMU_LUT896L// GFXMMU LUT entry 896 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC04GFXMMU_LUT896H// GFXMMU LUT entry 896 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC08GFXMMU_LUT897L// GFXMMU LUT entry 897 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC0CGFXMMU_LUT897H// GFXMMU LUT entry 897 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC10GFXMMU_LUT898L// GFXMMU LUT entry 898 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC14GFXMMU_LUT898H// GFXMMU LUT entry 898 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC18GFXMMU_LUT899L// GFXMMU LUT entry 899 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC1CGFXMMU_LUT899H// GFXMMU LUT entry 899 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC20GFXMMU_LUT900L// GFXMMU LUT entry 900 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC24GFXMMU_LUT900H// GFXMMU LUT entry 900 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC28GFXMMU_LUT901L// GFXMMU LUT entry 901 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC2CGFXMMU_LUT901H// GFXMMU LUT entry 901 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC30GFXMMU_LUT902L// GFXMMU LUT entry 902 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC34GFXMMU_LUT902H// GFXMMU LUT entry 902 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC38GFXMMU_LUT903L// GFXMMU LUT entry 903 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC3CGFXMMU_LUT903H// GFXMMU LUT entry 903 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC40GFXMMU_LUT904L// GFXMMU LUT entry 904 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC44GFXMMU_LUT904H// GFXMMU LUT entry 904 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC48GFXMMU_LUT905L// GFXMMU LUT entry 905 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC4CGFXMMU_LUT905H// GFXMMU LUT entry 905 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC50GFXMMU_LUT906L// GFXMMU LUT entry 906 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC54GFXMMU_LUT906H// GFXMMU LUT entry 906 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC58GFXMMU_LUT907L// GFXMMU LUT entry 907 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC5CGFXMMU_LUT907H// GFXMMU LUT entry 907 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC60GFXMMU_LUT908L// GFXMMU LUT entry 908 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC64GFXMMU_LUT908H// GFXMMU LUT entry 908 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC68GFXMMU_LUT909L// GFXMMU LUT entry 909 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC6CGFXMMU_LUT909H// GFXMMU LUT entry 909 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC70GFXMMU_LUT910L// GFXMMU LUT entry 910 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC74GFXMMU_LUT910H// GFXMMU LUT entry 910 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC78GFXMMU_LUT911L// GFXMMU LUT entry 911 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC7CGFXMMU_LUT911H// GFXMMU LUT entry 911 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC80GFXMMU_LUT912L// GFXMMU LUT entry 912 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC84GFXMMU_LUT912H// GFXMMU LUT entry 912 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC88GFXMMU_LUT913L// GFXMMU LUT entry 913 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC8CGFXMMU_LUT913H// GFXMMU LUT entry 913 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC90GFXMMU_LUT914L// GFXMMU LUT entry 914 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC94GFXMMU_LUT914H// GFXMMU LUT entry 914 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EC98GFXMMU_LUT915L// GFXMMU LUT entry 915 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EC9CGFXMMU_LUT915H// GFXMMU LUT entry 915 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ECA0GFXMMU_LUT916L// GFXMMU LUT entry 916 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ECA4GFXMMU_LUT916H// GFXMMU LUT entry 916 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ECA8GFXMMU_LUT917L// GFXMMU LUT entry 917 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ECACGFXMMU_LUT917H// GFXMMU LUT entry 917 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ECB0GFXMMU_LUT918L// GFXMMU LUT entry 918 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ECB4GFXMMU_LUT918H// GFXMMU LUT entry 918 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ECB8GFXMMU_LUT919L// GFXMMU LUT entry 919 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ECBCGFXMMU_LUT919H// GFXMMU LUT entry 919 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ECC0GFXMMU_LUT920L// GFXMMU LUT entry 920 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ECC4GFXMMU_LUT920H// GFXMMU LUT entry 920 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ECC8GFXMMU_LUT921L// GFXMMU LUT entry 921 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ECCCGFXMMU_LUT921H// GFXMMU LUT entry 921 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ECD0GFXMMU_LUT922L// GFXMMU LUT entry 922 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ECD4GFXMMU_LUT922H// GFXMMU LUT entry 922 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ECD8GFXMMU_LUT923L// GFXMMU LUT entry 923 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ECDCGFXMMU_LUT923H// GFXMMU LUT entry 923 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ECE0GFXMMU_LUT924L// GFXMMU LUT entry 924 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ECE4GFXMMU_LUT924H// GFXMMU LUT entry 924 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ECE8GFXMMU_LUT925L// GFXMMU LUT entry 925 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ECECGFXMMU_LUT925H// GFXMMU LUT entry 925 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ECF0GFXMMU_LUT926L// GFXMMU LUT entry 926 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ECF4GFXMMU_LUT926H// GFXMMU LUT entry 926 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ECF8GFXMMU_LUT927L// GFXMMU LUT entry 927 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ECFCGFXMMU_LUT927H// GFXMMU LUT entry 927 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED00GFXMMU_LUT928L// GFXMMU LUT entry 928 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED04GFXMMU_LUT928H// GFXMMU LUT entry 928 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED08GFXMMU_LUT929L// GFXMMU LUT entry 929 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED0CGFXMMU_LUT929H// GFXMMU LUT entry 929 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED10GFXMMU_LUT930L// GFXMMU LUT entry 930 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED14GFXMMU_LUT930H// GFXMMU LUT entry 930 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED18GFXMMU_LUT931L// GFXMMU LUT entry 931 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED1CGFXMMU_LUT931H// GFXMMU LUT entry 931 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED20GFXMMU_LUT932L// GFXMMU LUT entry 932 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED24GFXMMU_LUT932H// GFXMMU LUT entry 932 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED28GFXMMU_LUT933L// GFXMMU LUT entry 933 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED2CGFXMMU_LUT933H// GFXMMU LUT entry 933 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED30GFXMMU_LUT934L// GFXMMU LUT entry 934 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED34GFXMMU_LUT934H// GFXMMU LUT entry 934 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED38GFXMMU_LUT935L// GFXMMU LUT entry 935 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED3CGFXMMU_LUT935H// GFXMMU LUT entry 935 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED40GFXMMU_LUT936L// GFXMMU LUT entry 936 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED44GFXMMU_LUT936H// GFXMMU LUT entry 936 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED48GFXMMU_LUT937L// GFXMMU LUT entry 937 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED4CGFXMMU_LUT937H// GFXMMU LUT entry 937 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED50GFXMMU_LUT938L// GFXMMU LUT entry 938 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED54GFXMMU_LUT938H// GFXMMU LUT entry 938 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED58GFXMMU_LUT939L// GFXMMU LUT entry 939 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED5CGFXMMU_LUT939H// GFXMMU LUT entry 939 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED60GFXMMU_LUT940L// GFXMMU LUT entry 940 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED64GFXMMU_LUT940H// GFXMMU LUT entry 940 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED68GFXMMU_LUT941L// GFXMMU LUT entry 941 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED6CGFXMMU_LUT941H// GFXMMU LUT entry 941 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED70GFXMMU_LUT942L// GFXMMU LUT entry 942 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED74GFXMMU_LUT942H// GFXMMU LUT entry 942 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED78GFXMMU_LUT943L// GFXMMU LUT entry 943 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED7CGFXMMU_LUT943H// GFXMMU LUT entry 943 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED80GFXMMU_LUT944L// GFXMMU LUT entry 944 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED84GFXMMU_LUT944H// GFXMMU LUT entry 944 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED88GFXMMU_LUT945L// GFXMMU LUT entry 945 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED8CGFXMMU_LUT945H// GFXMMU LUT entry 945 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED90GFXMMU_LUT946L// GFXMMU LUT entry 946 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED94GFXMMU_LUT946H// GFXMMU LUT entry 946 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002ED98GFXMMU_LUT947L// GFXMMU LUT entry 947 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002ED9CGFXMMU_LUT947H// GFXMMU LUT entry 947 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EDA0GFXMMU_LUT948L// GFXMMU LUT entry 948 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EDA4GFXMMU_LUT948H// GFXMMU LUT entry 948 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EDA8GFXMMU_LUT949L// GFXMMU LUT entry 949 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EDACGFXMMU_LUT949H// GFXMMU LUT entry 949 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EDB0GFXMMU_LUT950L// GFXMMU LUT entry 950 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EDB4GFXMMU_LUT950H// GFXMMU LUT entry 950 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EDB8GFXMMU_LUT951L// GFXMMU LUT entry 951 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EDBCGFXMMU_LUT951H// GFXMMU LUT entry 951 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EDC0GFXMMU_LUT952L// GFXMMU LUT entry 952 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EDC4GFXMMU_LUT952H// GFXMMU LUT entry 952 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EDC8GFXMMU_LUT953L// GFXMMU LUT entry 953 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EDCCGFXMMU_LUT953H// GFXMMU LUT entry 953 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EDD0GFXMMU_LUT954L// GFXMMU LUT entry 954 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EDD4GFXMMU_LUT954H// GFXMMU LUT entry 954 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EDD8GFXMMU_LUT955L// GFXMMU LUT entry 955 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EDDCGFXMMU_LUT955H// GFXMMU LUT entry 955 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EDE0GFXMMU_LUT956L// GFXMMU LUT entry 956 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EDE4GFXMMU_LUT956H// GFXMMU LUT entry 956 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EDE8GFXMMU_LUT957L// GFXMMU LUT entry 957 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EDECGFXMMU_LUT957H// GFXMMU LUT entry 957 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EDF0GFXMMU_LUT958L// GFXMMU LUT entry 958 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EDF4GFXMMU_LUT958H// GFXMMU LUT entry 958 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EDF8GFXMMU_LUT959L// GFXMMU LUT entry 959 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EDFCGFXMMU_LUT959H// GFXMMU LUT entry 959 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE00GFXMMU_LUT960L// GFXMMU LUT entry 960 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE04GFXMMU_LUT960H// GFXMMU LUT entry 960 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE08GFXMMU_LUT961L// GFXMMU LUT entry 961 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE0CGFXMMU_LUT961H// GFXMMU LUT entry 961 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE10GFXMMU_LUT962L// GFXMMU LUT entry 962 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE14GFXMMU_LUT962H// GFXMMU LUT entry 962 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE18GFXMMU_LUT963L// GFXMMU LUT entry 963 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE1CGFXMMU_LUT963H// GFXMMU LUT entry 963 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE20GFXMMU_LUT964L// GFXMMU LUT entry 964 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE24GFXMMU_LUT964H// GFXMMU LUT entry 964 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE28GFXMMU_LUT965L// GFXMMU LUT entry 965 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE2CGFXMMU_LUT965H// GFXMMU LUT entry 965 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE30GFXMMU_LUT966L// GFXMMU LUT entry 966 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE34GFXMMU_LUT966H// GFXMMU LUT entry 966 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE38GFXMMU_LUT967L// GFXMMU LUT entry 967 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE3CGFXMMU_LUT967H// GFXMMU LUT entry 967 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE40GFXMMU_LUT968L// GFXMMU LUT entry 968 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE44GFXMMU_LUT968H// GFXMMU LUT entry 968 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE48GFXMMU_LUT969L// GFXMMU LUT entry 969 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE4CGFXMMU_LUT969H// GFXMMU LUT entry 969 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE50GFXMMU_LUT970L// GFXMMU LUT entry 970 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE54GFXMMU_LUT970H// GFXMMU LUT entry 970 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE58GFXMMU_LUT971L// GFXMMU LUT entry 971 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE5CGFXMMU_LUT971H// GFXMMU LUT entry 971 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE60GFXMMU_LUT972L// GFXMMU LUT entry 972 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE64GFXMMU_LUT972H// GFXMMU LUT entry 972 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE68GFXMMU_LUT973L// GFXMMU LUT entry 973 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE6CGFXMMU_LUT973H// GFXMMU LUT entry 973 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE70GFXMMU_LUT974L// GFXMMU LUT entry 974 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE74GFXMMU_LUT974H// GFXMMU LUT entry 974 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE78GFXMMU_LUT975L// GFXMMU LUT entry 975 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE7CGFXMMU_LUT975H// GFXMMU LUT entry 975 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE80GFXMMU_LUT976L// GFXMMU LUT entry 976 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE84GFXMMU_LUT976H// GFXMMU LUT entry 976 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE88GFXMMU_LUT977L// GFXMMU LUT entry 977 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE8CGFXMMU_LUT977H// GFXMMU LUT entry 977 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE90GFXMMU_LUT978L// GFXMMU LUT entry 978 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE94GFXMMU_LUT978H// GFXMMU LUT entry 978 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EE98GFXMMU_LUT979L// GFXMMU LUT entry 979 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EE9CGFXMMU_LUT979H// GFXMMU LUT entry 979 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EEA0GFXMMU_LUT980L// GFXMMU LUT entry 980 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EEA4GFXMMU_LUT980H// GFXMMU LUT entry 980 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EEA8GFXMMU_LUT981L// GFXMMU LUT entry 981 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EEACGFXMMU_LUT981H// GFXMMU LUT entry 981 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EEB0GFXMMU_LUT982L// GFXMMU LUT entry 982 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EEB4GFXMMU_LUT982H// GFXMMU LUT entry 982 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EEB8GFXMMU_LUT983L// GFXMMU LUT entry 983 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EEBCGFXMMU_LUT983H// GFXMMU LUT entry 983 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EEC0GFXMMU_LUT984L// GFXMMU LUT entry 984 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EEC4GFXMMU_LUT984H// GFXMMU LUT entry 984 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EEC8GFXMMU_LUT985L// GFXMMU LUT entry 985 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EECCGFXMMU_LUT985H// GFXMMU LUT entry 985 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EED0GFXMMU_LUT986L// GFXMMU LUT entry 986 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EED4GFXMMU_LUT986H// GFXMMU LUT entry 986 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EED8GFXMMU_LUT987L// GFXMMU LUT entry 987 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EEDCGFXMMU_LUT987H// GFXMMU LUT entry 987 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EEE0GFXMMU_LUT988L// GFXMMU LUT entry 988 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EEE4GFXMMU_LUT988H// GFXMMU LUT entry 988 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EEE8GFXMMU_LUT989L// GFXMMU LUT entry 989 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EEECGFXMMU_LUT989H// GFXMMU LUT entry 989 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EEF0GFXMMU_LUT990L// GFXMMU LUT entry 990 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EEF4GFXMMU_LUT990H// GFXMMU LUT entry 990 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EEF8GFXMMU_LUT991L// GFXMMU LUT entry 991 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EEFCGFXMMU_LUT991H// GFXMMU LUT entry 991 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF00GFXMMU_LUT992L// GFXMMU LUT entry 992 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF04GFXMMU_LUT992H// GFXMMU LUT entry 992 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF08GFXMMU_LUT993L// GFXMMU LUT entry 993 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF0CGFXMMU_LUT993H// GFXMMU LUT entry 993 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF10GFXMMU_LUT994L// GFXMMU LUT entry 994 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF14GFXMMU_LUT994H// GFXMMU LUT entry 994 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF18GFXMMU_LUT995L// GFXMMU LUT entry 995 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF1CGFXMMU_LUT995H// GFXMMU LUT entry 995 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF20GFXMMU_LUT996L// GFXMMU LUT entry 996 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF24GFXMMU_LUT996H// GFXMMU LUT entry 996 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF28GFXMMU_LUT997L// GFXMMU LUT entry 997 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF2CGFXMMU_LUT997H// GFXMMU LUT entry 997 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF30GFXMMU_LUT998L// GFXMMU LUT entry 998 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF34GFXMMU_LUT998H// GFXMMU LUT entry 998 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF38GFXMMU_LUT999L// GFXMMU LUT entry 999 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF3CGFXMMU_LUT999H// GFXMMU LUT entry 999 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF40GFXMMU_LUT1000L// GFXMMU LUT entry 1000 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF44GFXMMU_LUT1000H// GFXMMU LUT entry 1000 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF48GFXMMU_LUT1001L// GFXMMU LUT entry 1001 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF4CGFXMMU_LUT1001H// GFXMMU LUT entry 1001 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF50GFXMMU_LUT1002L// GFXMMU LUT entry 1002 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF54GFXMMU_LUT1002H// GFXMMU LUT entry 1002 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF58GFXMMU_LUT1003L// GFXMMU LUT entry 1003 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF5CGFXMMU_LUT1003H// GFXMMU LUT entry 1003 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF60GFXMMU_LUT1004L// GFXMMU LUT entry 1004 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF64GFXMMU_LUT1004H// GFXMMU LUT entry 1004 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF68GFXMMU_LUT1005L// GFXMMU LUT entry 1005 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF6CGFXMMU_LUT1005H// GFXMMU LUT entry 1005 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF70GFXMMU_LUT1006L// GFXMMU LUT entry 1006 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF74GFXMMU_LUT1006H// GFXMMU LUT entry 1006 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF78GFXMMU_LUT1007L// GFXMMU LUT entry 1007 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF7CGFXMMU_LUT1007H// GFXMMU LUT entry 1007 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF80GFXMMU_LUT1008L// GFXMMU LUT entry 1008 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF84GFXMMU_LUT1008H// GFXMMU LUT entry 1008 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF88GFXMMU_LUT1009L// GFXMMU LUT entry 1009 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF8CGFXMMU_LUT1009H// GFXMMU LUT entry 1009 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF90GFXMMU_LUT1010L// GFXMMU LUT entry 1010 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF94GFXMMU_LUT1010H// GFXMMU LUT entry 1010 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EF98GFXMMU_LUT1011L// GFXMMU LUT entry 1011 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EF9CGFXMMU_LUT1011H// GFXMMU LUT entry 1011 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EFA0GFXMMU_LUT1012L// GFXMMU LUT entry 1012 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EFA4GFXMMU_LUT1012H// GFXMMU LUT entry 1012 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EFA8GFXMMU_LUT1013L// GFXMMU LUT entry 1013 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EFACGFXMMU_LUT1013H// GFXMMU LUT entry 1013 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EFB0GFXMMU_LUT1014L// GFXMMU LUT entry 1014 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EFB4GFXMMU_LUT1014H// GFXMMU LUT entry 1014 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EFB8GFXMMU_LUT1015L// GFXMMU LUT entry 1015 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EFBCGFXMMU_LUT1015H// GFXMMU LUT entry 1015 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EFC0GFXMMU_LUT1016L// GFXMMU LUT entry 1016 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EFC4GFXMMU_LUT1016H// GFXMMU LUT entry 1016 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EFC8GFXMMU_LUT1017L// GFXMMU LUT entry 1017 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EFCCGFXMMU_LUT1017H// GFXMMU LUT entry 1017 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EFD0GFXMMU_LUT1018L// GFXMMU LUT entry 1018 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EFD4GFXMMU_LUT1018H// GFXMMU LUT entry 1018 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EFD8GFXMMU_LUT1019L// GFXMMU LUT entry 1019 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EFDCGFXMMU_LUT1019H// GFXMMU LUT entry 1019 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EFE0GFXMMU_LUT1020L// GFXMMU LUT entry 1020 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EFE4GFXMMU_LUT1020H// GFXMMU LUT entry 1020 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EFE8GFXMMU_LUT1021L// GFXMMU LUT entry 1021 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EFECGFXMMU_LUT1021H// GFXMMU LUT entry 1021 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EFF0GFXMMU_LUT1022L// GFXMMU LUT entry 1022 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EFF4GFXMMU_LUT1022H// GFXMMU LUT entry 1022 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x4002EFF8GFXMMU_LUT1023L// GFXMMU LUT entry 1023 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x4002EFFCGFXMMU_LUT1023H// GFXMMU LUT entry 1023 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  interrupts:
  • [134] GFXMMU // GFXMMU global error interrupt
• 0x5002C000SEC_GFXMMU//

  • 0x5002C000GFXMMU_CR// GFXMMU configuration register

    • [0]B0OIE (def=0x0) // Buffer 0 overflow interrupt enable This bit enables the buffer 0 overflow interrupt.
    • [1]B1OIE (def=0x0) // Buffer 1 overflow interrupt enable This bit enables the buffer 1 overflow interrupt.
    • [2]B2OIE (def=0x0) // Buffer 2 overflow interrupt enable This bit enables the buffer 2 overflow interrupt.
    • [3]B3OIE (def=0x0) // Buffer 3 overflow interrupt enable This bit enables the buffer 3 overflow interrupt.
    • [4]AMEIE (def=0x0) // AHB master error interrupt enable This bit enables the AHB master error interrupt.
    • [6]BM192 (def=0x0) // 192 Block mode This bit defines the number of blocks per line
    • [7]CE (def=0x0) // Cache enable This bit enables the cache unit.
    • [8]CL (def=0x0) // Cache lock This bit lock the cache onto the buffer defined in the CLB field.
    • [9:10]CLB (def=0x0) // Cache lock buffer This field select the buffer on which the cache is locked.
    • [11]FC (def=0x0) // Force caching This bit force the caching into the cache regardless of the MPU attributes. The cache
    • [12]PD (def=0x0) // Prefetch disable This bit disables the prefetch of the cache.
    • [16]OC (def=0x0) // Outter cachability This bit configure the cachability of an access generated by the GFXMMU cache.
    • [17]OB (def=0x0) // Outter bufferability This bit configure the bufferability of an access generated by the GFXMMU cach
  • 0x5002C004GFXMMU_SR// GFXMMU status register

    • [0]B0OF (def=0x0) // Buffer 0 overflow flag This bit is set when an overflow occurs during the offset calculation of the
    • [1]B1OF (def=0x0) // Buffer 1 overflow flag This bit is set when an overflow occurs during the offset calculation of the
    • [2]B2OF (def=0x0) // Buffer 2 overflow flag This bit is set when an overflow occurs during the offset calculation of the
    • [3]B3OF (def=0x0) // Buffer 3 overflow flag This bit is set when an overflow occurs during the offset calculation of the
    • [4]AMEF (def=0x0) // AHB master error flag This bit is set when an AHB error happens during a transaction. It is cleared
  • 0x5002C008GFXMMU_FCR// GFXMMU flag clear register

    • [0]CB0OF (def=0x0) // Clear buffer 0 overflow flag Writing 1 clears the buffer 0 overflow flag in the GFXMMU_SR register.
    • [1]CB1OF (def=0x0) // Clear buffer 1 overflow flag Writing 1 clears the buffer 1 overflow flag in the GFXMMU_SR register.
    • [2]CB2OF (def=0x0) // Clear buffer 2 overflow flag Writing 1 clears the buffer 2 overflow flag in the GFXMMU_SR register.
    • [3]CB3OF (def=0x0) // Clear buffer 3 overflow flag Writing 1 clears the buffer 3 overflow flag in the GFXMMU_SR register.
    • [4]CAMEF (def=0x0) // Clear AHB master error flag Writing 1 clears the AHB master error flag in the GFXMMU_SR register.
  • 0x5002C00CGFXMMU_CCR// GFXMMU cache control register

    • [0]FF (def=0x0) // Force flush When set, the cache entries are flushed. This bit is reset by hardware when the flushin
    • [1]FI (def=0x0) // Force invalidate When set, the cache entries are invalidated. This bit is reset by hardware when th
  • 0x5002C010GFXMMU_DVR// GFXMMU default value register

    • [0:31]DV (def=0x0) // Default value This field indicates the default 32-bit value which is returned when a master accesse
  • 0x5002C020GFXMMU_B0CR// GFXMMU buffer 0 configuration register

    • [4:22]PBO (def=0x0) // Physical buffer offset Offset of the physical buffer.
    • [23:31]PBBA (def=0x0) // Physical buffer base address Base address MSB of the physical buffer.
  • 0x5002C024GFXMMU_B1CR// GFXMMU buffer 1 configuration register

    • [4:22]PBO (def=0x0) // Physical buffer offset Offset of the physical buffer.
    • [23:31]PBBA (def=0x0) // Physical buffer base address Base address MSB of the physical buffer.
  • 0x5002C028GFXMMU_B2CR// GFXMMU buffer 2 configuration register

    • [4:22]PBO (def=0x0) // Physical buffer offset Offset of the physical buffer.
    • [23:31]PBBA (def=0x0) // Physical buffer base address Base address MSB of the physical buffer.
  • 0x5002C02CGFXMMU_B3CR// GFXMMU buffer 3 configuration register

    • [4:22]PBO (def=0x0) // Physical buffer offset Offset of the physical buffer.
    • [23:31]PBBA (def=0x0) // Physical buffer base address Base address MSB of the physical buffer.
  • 0x5002D000GFXMMU_LUT0L// GFXMMU LUT entry 0 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D004GFXMMU_LUT0H// GFXMMU LUT entry 0 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D008GFXMMU_LUT1L// GFXMMU LUT entry 1 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D00CGFXMMU_LUT1H// GFXMMU LUT entry 1 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D010GFXMMU_LUT2L// GFXMMU LUT entry 2 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D014GFXMMU_LUT2H// GFXMMU LUT entry 2 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D018GFXMMU_LUT3L// GFXMMU LUT entry 3 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D01CGFXMMU_LUT3H// GFXMMU LUT entry 3 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D020GFXMMU_LUT4L// GFXMMU LUT entry 4 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D024GFXMMU_LUT4H// GFXMMU LUT entry 4 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D028GFXMMU_LUT5L// GFXMMU LUT entry 5 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D02CGFXMMU_LUT5H// GFXMMU LUT entry 5 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D030GFXMMU_LUT6L// GFXMMU LUT entry 6 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D034GFXMMU_LUT6H// GFXMMU LUT entry 6 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D038GFXMMU_LUT7L// GFXMMU LUT entry 7 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D03CGFXMMU_LUT7H// GFXMMU LUT entry 7 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D040GFXMMU_LUT8L// GFXMMU LUT entry 8 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D044GFXMMU_LUT8H// GFXMMU LUT entry 8 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D048GFXMMU_LUT9L// GFXMMU LUT entry 9 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D04CGFXMMU_LUT9H// GFXMMU LUT entry 9 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D050GFXMMU_LUT10L// GFXMMU LUT entry 10 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D054GFXMMU_LUT10H// GFXMMU LUT entry 10 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D058GFXMMU_LUT11L// GFXMMU LUT entry 11 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D05CGFXMMU_LUT11H// GFXMMU LUT entry 11 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D060GFXMMU_LUT12L// GFXMMU LUT entry 12 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D064GFXMMU_LUT12H// GFXMMU LUT entry 12 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D068GFXMMU_LUT13L// GFXMMU LUT entry 13 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D06CGFXMMU_LUT13H// GFXMMU LUT entry 13 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D070GFXMMU_LUT14L// GFXMMU LUT entry 14 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D074GFXMMU_LUT14H// GFXMMU LUT entry 14 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D078GFXMMU_LUT15L// GFXMMU LUT entry 15 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D07CGFXMMU_LUT15H// GFXMMU LUT entry 15 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D080GFXMMU_LUT16L// GFXMMU LUT entry 16 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D084GFXMMU_LUT16H// GFXMMU LUT entry 16 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D088GFXMMU_LUT17L// GFXMMU LUT entry 17 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D08CGFXMMU_LUT17H// GFXMMU LUT entry 17 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D090GFXMMU_LUT18L// GFXMMU LUT entry 18 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D094GFXMMU_LUT18H// GFXMMU LUT entry 18 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D098GFXMMU_LUT19L// GFXMMU LUT entry 19 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D09CGFXMMU_LUT19H// GFXMMU LUT entry 19 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D0A0GFXMMU_LUT20L// GFXMMU LUT entry 20 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D0A4GFXMMU_LUT20H// GFXMMU LUT entry 20 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D0A8GFXMMU_LUT21L// GFXMMU LUT entry 21 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D0ACGFXMMU_LUT21H// GFXMMU LUT entry 21 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D0B0GFXMMU_LUT22L// GFXMMU LUT entry 22 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D0B4GFXMMU_LUT22H// GFXMMU LUT entry 22 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D0B8GFXMMU_LUT23L// GFXMMU LUT entry 23 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D0BCGFXMMU_LUT23H// GFXMMU LUT entry 23 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D0C0GFXMMU_LUT24L// GFXMMU LUT entry 24 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D0C4GFXMMU_LUT24H// GFXMMU LUT entry 24 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D0C8GFXMMU_LUT25L// GFXMMU LUT entry 25 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D0CCGFXMMU_LUT25H// GFXMMU LUT entry 25 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D0D0GFXMMU_LUT26L// GFXMMU LUT entry 26 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D0D4GFXMMU_LUT26H// GFXMMU LUT entry 26 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D0D8GFXMMU_LUT27L// GFXMMU LUT entry 27 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D0DCGFXMMU_LUT27H// GFXMMU LUT entry 27 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D0E0GFXMMU_LUT28L// GFXMMU LUT entry 28 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D0E4GFXMMU_LUT28H// GFXMMU LUT entry 28 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D0E8GFXMMU_LUT29L// GFXMMU LUT entry 29 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D0ECGFXMMU_LUT29H// GFXMMU LUT entry 29 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D0F0GFXMMU_LUT30L// GFXMMU LUT entry 30 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D0F4GFXMMU_LUT30H// GFXMMU LUT entry 30 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D0F8GFXMMU_LUT31L// GFXMMU LUT entry 31 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D0FCGFXMMU_LUT31H// GFXMMU LUT entry 31 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D100GFXMMU_LUT32L// GFXMMU LUT entry 32 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D104GFXMMU_LUT32H// GFXMMU LUT entry 32 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D108GFXMMU_LUT33L// GFXMMU LUT entry 33 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D10CGFXMMU_LUT33H// GFXMMU LUT entry 33 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D110GFXMMU_LUT34L// GFXMMU LUT entry 34 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D114GFXMMU_LUT34H// GFXMMU LUT entry 34 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D118GFXMMU_LUT35L// GFXMMU LUT entry 35 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D11CGFXMMU_LUT35H// GFXMMU LUT entry 35 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D120GFXMMU_LUT36L// GFXMMU LUT entry 36 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D124GFXMMU_LUT36H// GFXMMU LUT entry 36 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D128GFXMMU_LUT37L// GFXMMU LUT entry 37 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D12CGFXMMU_LUT37H// GFXMMU LUT entry 37 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D130GFXMMU_LUT38L// GFXMMU LUT entry 38 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D134GFXMMU_LUT38H// GFXMMU LUT entry 38 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D138GFXMMU_LUT39L// GFXMMU LUT entry 39 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D13CGFXMMU_LUT39H// GFXMMU LUT entry 39 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D140GFXMMU_LUT40L// GFXMMU LUT entry 40 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D144GFXMMU_LUT40H// GFXMMU LUT entry 40 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D148GFXMMU_LUT41L// GFXMMU LUT entry 41 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D14CGFXMMU_LUT41H// GFXMMU LUT entry 41 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D150GFXMMU_LUT42L// GFXMMU LUT entry 42 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D154GFXMMU_LUT42H// GFXMMU LUT entry 42 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D158GFXMMU_LUT43L// GFXMMU LUT entry 43 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D15CGFXMMU_LUT43H// GFXMMU LUT entry 43 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D160GFXMMU_LUT44L// GFXMMU LUT entry 44 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D164GFXMMU_LUT44H// GFXMMU LUT entry 44 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D168GFXMMU_LUT45L// GFXMMU LUT entry 45 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D16CGFXMMU_LUT45H// GFXMMU LUT entry 45 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D170GFXMMU_LUT46L// GFXMMU LUT entry 46 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D174GFXMMU_LUT46H// GFXMMU LUT entry 46 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D178GFXMMU_LUT47L// GFXMMU LUT entry 47 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D17CGFXMMU_LUT47H// GFXMMU LUT entry 47 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D180GFXMMU_LUT48L// GFXMMU LUT entry 48 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D184GFXMMU_LUT48H// GFXMMU LUT entry 48 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D188GFXMMU_LUT49L// GFXMMU LUT entry 49 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D18CGFXMMU_LUT49H// GFXMMU LUT entry 49 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D190GFXMMU_LUT50L// GFXMMU LUT entry 50 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D194GFXMMU_LUT50H// GFXMMU LUT entry 50 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D198GFXMMU_LUT51L// GFXMMU LUT entry 51 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D19CGFXMMU_LUT51H// GFXMMU LUT entry 51 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D1A0GFXMMU_LUT52L// GFXMMU LUT entry 52 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D1A4GFXMMU_LUT52H// GFXMMU LUT entry 52 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D1A8GFXMMU_LUT53L// GFXMMU LUT entry 53 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D1ACGFXMMU_LUT53H// GFXMMU LUT entry 53 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D1B0GFXMMU_LUT54L// GFXMMU LUT entry 54 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D1B4GFXMMU_LUT54H// GFXMMU LUT entry 54 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D1B8GFXMMU_LUT55L// GFXMMU LUT entry 55 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D1BCGFXMMU_LUT55H// GFXMMU LUT entry 55 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D1C0GFXMMU_LUT56L// GFXMMU LUT entry 56 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D1C4GFXMMU_LUT56H// GFXMMU LUT entry 56 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D1C8GFXMMU_LUT57L// GFXMMU LUT entry 57 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D1CCGFXMMU_LUT57H// GFXMMU LUT entry 57 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D1D0GFXMMU_LUT58L// GFXMMU LUT entry 58 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D1D4GFXMMU_LUT58H// GFXMMU LUT entry 58 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D1D8GFXMMU_LUT59L// GFXMMU LUT entry 59 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D1DCGFXMMU_LUT59H// GFXMMU LUT entry 59 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D1E0GFXMMU_LUT60L// GFXMMU LUT entry 60 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D1E4GFXMMU_LUT60H// GFXMMU LUT entry 60 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D1E8GFXMMU_LUT61L// GFXMMU LUT entry 61 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D1ECGFXMMU_LUT61H// GFXMMU LUT entry 61 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D1F0GFXMMU_LUT62L// GFXMMU LUT entry 62 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D1F4GFXMMU_LUT62H// GFXMMU LUT entry 62 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D1F8GFXMMU_LUT63L// GFXMMU LUT entry 63 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D1FCGFXMMU_LUT63H// GFXMMU LUT entry 63 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D200GFXMMU_LUT64L// GFXMMU LUT entry 64 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D204GFXMMU_LUT64H// GFXMMU LUT entry 64 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D208GFXMMU_LUT65L// GFXMMU LUT entry 65 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D20CGFXMMU_LUT65H// GFXMMU LUT entry 65 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D210GFXMMU_LUT66L// GFXMMU LUT entry 66 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D214GFXMMU_LUT66H// GFXMMU LUT entry 66 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D218GFXMMU_LUT67L// GFXMMU LUT entry 67 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D21CGFXMMU_LUT67H// GFXMMU LUT entry 67 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D220GFXMMU_LUT68L// GFXMMU LUT entry 68 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D224GFXMMU_LUT68H// GFXMMU LUT entry 68 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D228GFXMMU_LUT69L// GFXMMU LUT entry 69 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D22CGFXMMU_LUT69H// GFXMMU LUT entry 69 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D230GFXMMU_LUT70L// GFXMMU LUT entry 70 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D234GFXMMU_LUT70H// GFXMMU LUT entry 70 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D238GFXMMU_LUT71L// GFXMMU LUT entry 71 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D23CGFXMMU_LUT71H// GFXMMU LUT entry 71 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D240GFXMMU_LUT72L// GFXMMU LUT entry 72 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D244GFXMMU_LUT72H// GFXMMU LUT entry 72 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D248GFXMMU_LUT73L// GFXMMU LUT entry 73 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D24CGFXMMU_LUT73H// GFXMMU LUT entry 73 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D250GFXMMU_LUT74L// GFXMMU LUT entry 74 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D254GFXMMU_LUT74H// GFXMMU LUT entry 74 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D258GFXMMU_LUT75L// GFXMMU LUT entry 75 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D25CGFXMMU_LUT75H// GFXMMU LUT entry 75 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D260GFXMMU_LUT76L// GFXMMU LUT entry 76 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D264GFXMMU_LUT76H// GFXMMU LUT entry 76 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D268GFXMMU_LUT77L// GFXMMU LUT entry 77 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D26CGFXMMU_LUT77H// GFXMMU LUT entry 77 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D270GFXMMU_LUT78L// GFXMMU LUT entry 78 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D274GFXMMU_LUT78H// GFXMMU LUT entry 78 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D278GFXMMU_LUT79L// GFXMMU LUT entry 79 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D27CGFXMMU_LUT79H// GFXMMU LUT entry 79 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D280GFXMMU_LUT80L// GFXMMU LUT entry 80 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D284GFXMMU_LUT80H// GFXMMU LUT entry 80 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D288GFXMMU_LUT81L// GFXMMU LUT entry 81 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D28CGFXMMU_LUT81H// GFXMMU LUT entry 81 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D290GFXMMU_LUT82L// GFXMMU LUT entry 82 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D294GFXMMU_LUT82H// GFXMMU LUT entry 82 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D298GFXMMU_LUT83L// GFXMMU LUT entry 83 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D29CGFXMMU_LUT83H// GFXMMU LUT entry 83 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D2A0GFXMMU_LUT84L// GFXMMU LUT entry 84 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D2A4GFXMMU_LUT84H// GFXMMU LUT entry 84 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D2A8GFXMMU_LUT85L// GFXMMU LUT entry 85 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D2ACGFXMMU_LUT85H// GFXMMU LUT entry 85 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D2B0GFXMMU_LUT86L// GFXMMU LUT entry 86 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D2B4GFXMMU_LUT86H// GFXMMU LUT entry 86 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D2B8GFXMMU_LUT87L// GFXMMU LUT entry 87 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D2BCGFXMMU_LUT87H// GFXMMU LUT entry 87 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D2C0GFXMMU_LUT88L// GFXMMU LUT entry 88 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D2C4GFXMMU_LUT88H// GFXMMU LUT entry 88 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D2C8GFXMMU_LUT89L// GFXMMU LUT entry 89 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D2CCGFXMMU_LUT89H// GFXMMU LUT entry 89 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D2D0GFXMMU_LUT90L// GFXMMU LUT entry 90 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D2D4GFXMMU_LUT90H// GFXMMU LUT entry 90 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D2D8GFXMMU_LUT91L// GFXMMU LUT entry 91 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D2DCGFXMMU_LUT91H// GFXMMU LUT entry 91 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D2E0GFXMMU_LUT92L// GFXMMU LUT entry 92 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D2E4GFXMMU_LUT92H// GFXMMU LUT entry 92 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D2E8GFXMMU_LUT93L// GFXMMU LUT entry 93 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D2ECGFXMMU_LUT93H// GFXMMU LUT entry 93 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D2F0GFXMMU_LUT94L// GFXMMU LUT entry 94 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D2F4GFXMMU_LUT94H// GFXMMU LUT entry 94 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D2F8GFXMMU_LUT95L// GFXMMU LUT entry 95 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D2FCGFXMMU_LUT95H// GFXMMU LUT entry 95 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D300GFXMMU_LUT96L// GFXMMU LUT entry 96 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D304GFXMMU_LUT96H// GFXMMU LUT entry 96 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D308GFXMMU_LUT97L// GFXMMU LUT entry 97 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D30CGFXMMU_LUT97H// GFXMMU LUT entry 97 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D310GFXMMU_LUT98L// GFXMMU LUT entry 98 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D314GFXMMU_LUT98H// GFXMMU LUT entry 98 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D318GFXMMU_LUT99L// GFXMMU LUT entry 99 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D31CGFXMMU_LUT99H// GFXMMU LUT entry 99 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D320GFXMMU_LUT100L// GFXMMU LUT entry 100 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D324GFXMMU_LUT100H// GFXMMU LUT entry 100 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D328GFXMMU_LUT101L// GFXMMU LUT entry 101 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D32CGFXMMU_LUT101H// GFXMMU LUT entry 101 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D330GFXMMU_LUT102L// GFXMMU LUT entry 102 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D334GFXMMU_LUT102H// GFXMMU LUT entry 102 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D338GFXMMU_LUT103L// GFXMMU LUT entry 103 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D33CGFXMMU_LUT103H// GFXMMU LUT entry 103 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D340GFXMMU_LUT104L// GFXMMU LUT entry 104 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D344GFXMMU_LUT104H// GFXMMU LUT entry 104 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D348GFXMMU_LUT105L// GFXMMU LUT entry 105 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D34CGFXMMU_LUT105H// GFXMMU LUT entry 105 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D350GFXMMU_LUT106L// GFXMMU LUT entry 106 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D354GFXMMU_LUT106H// GFXMMU LUT entry 106 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D358GFXMMU_LUT107L// GFXMMU LUT entry 107 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D35CGFXMMU_LUT107H// GFXMMU LUT entry 107 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D360GFXMMU_LUT108L// GFXMMU LUT entry 108 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D364GFXMMU_LUT108H// GFXMMU LUT entry 108 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D368GFXMMU_LUT109L// GFXMMU LUT entry 109 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D36CGFXMMU_LUT109H// GFXMMU LUT entry 109 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D370GFXMMU_LUT110L// GFXMMU LUT entry 110 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D374GFXMMU_LUT110H// GFXMMU LUT entry 110 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D378GFXMMU_LUT111L// GFXMMU LUT entry 111 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D37CGFXMMU_LUT111H// GFXMMU LUT entry 111 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D380GFXMMU_LUT112L// GFXMMU LUT entry 112 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D384GFXMMU_LUT112H// GFXMMU LUT entry 112 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D388GFXMMU_LUT113L// GFXMMU LUT entry 113 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D38CGFXMMU_LUT113H// GFXMMU LUT entry 113 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D390GFXMMU_LUT114L// GFXMMU LUT entry 114 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D394GFXMMU_LUT114H// GFXMMU LUT entry 114 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D398GFXMMU_LUT115L// GFXMMU LUT entry 115 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D39CGFXMMU_LUT115H// GFXMMU LUT entry 115 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D3A0GFXMMU_LUT116L// GFXMMU LUT entry 116 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D3A4GFXMMU_LUT116H// GFXMMU LUT entry 116 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D3A8GFXMMU_LUT117L// GFXMMU LUT entry 117 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D3ACGFXMMU_LUT117H// GFXMMU LUT entry 117 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D3B0GFXMMU_LUT118L// GFXMMU LUT entry 118 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D3B4GFXMMU_LUT118H// GFXMMU LUT entry 118 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D3B8GFXMMU_LUT119L// GFXMMU LUT entry 119 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D3BCGFXMMU_LUT119H// GFXMMU LUT entry 119 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D3C0GFXMMU_LUT120L// GFXMMU LUT entry 120 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D3C4GFXMMU_LUT120H// GFXMMU LUT entry 120 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D3C8GFXMMU_LUT121L// GFXMMU LUT entry 121 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D3CCGFXMMU_LUT121H// GFXMMU LUT entry 121 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D3D0GFXMMU_LUT122L// GFXMMU LUT entry 122 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D3D4GFXMMU_LUT122H// GFXMMU LUT entry 122 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D3D8GFXMMU_LUT123L// GFXMMU LUT entry 123 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D3DCGFXMMU_LUT123H// GFXMMU LUT entry 123 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D3E0GFXMMU_LUT124L// GFXMMU LUT entry 124 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D3E4GFXMMU_LUT124H// GFXMMU LUT entry 124 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D3E8GFXMMU_LUT125L// GFXMMU LUT entry 125 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D3ECGFXMMU_LUT125H// GFXMMU LUT entry 125 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D3F0GFXMMU_LUT126L// GFXMMU LUT entry 126 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D3F4GFXMMU_LUT126H// GFXMMU LUT entry 126 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D3F8GFXMMU_LUT127L// GFXMMU LUT entry 127 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D3FCGFXMMU_LUT127H// GFXMMU LUT entry 127 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D400GFXMMU_LUT128L// GFXMMU LUT entry 128 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D404GFXMMU_LUT128H// GFXMMU LUT entry 128 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D408GFXMMU_LUT129L// GFXMMU LUT entry 129 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D40CGFXMMU_LUT129H// GFXMMU LUT entry 129 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D410GFXMMU_LUT130L// GFXMMU LUT entry 130 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D414GFXMMU_LUT130H// GFXMMU LUT entry 130 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D418GFXMMU_LUT131L// GFXMMU LUT entry 131 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D41CGFXMMU_LUT131H// GFXMMU LUT entry 131 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D420GFXMMU_LUT132L// GFXMMU LUT entry 132 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D424GFXMMU_LUT132H// GFXMMU LUT entry 132 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D428GFXMMU_LUT133L// GFXMMU LUT entry 133 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D42CGFXMMU_LUT133H// GFXMMU LUT entry 133 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D430GFXMMU_LUT134L// GFXMMU LUT entry 134 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D434GFXMMU_LUT134H// GFXMMU LUT entry 134 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D438GFXMMU_LUT135L// GFXMMU LUT entry 135 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D43CGFXMMU_LUT135H// GFXMMU LUT entry 135 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D440GFXMMU_LUT136L// GFXMMU LUT entry 136 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D444GFXMMU_LUT136H// GFXMMU LUT entry 136 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D448GFXMMU_LUT137L// GFXMMU LUT entry 137 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D44CGFXMMU_LUT137H// GFXMMU LUT entry 137 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D450GFXMMU_LUT138L// GFXMMU LUT entry 138 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D454GFXMMU_LUT138H// GFXMMU LUT entry 138 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D458GFXMMU_LUT139L// GFXMMU LUT entry 139 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D45CGFXMMU_LUT139H// GFXMMU LUT entry 139 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D460GFXMMU_LUT140L// GFXMMU LUT entry 140 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D464GFXMMU_LUT140H// GFXMMU LUT entry 140 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D468GFXMMU_LUT141L// GFXMMU LUT entry 141 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D46CGFXMMU_LUT141H// GFXMMU LUT entry 141 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D470GFXMMU_LUT142L// GFXMMU LUT entry 142 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D474GFXMMU_LUT142H// GFXMMU LUT entry 142 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D478GFXMMU_LUT143L// GFXMMU LUT entry 143 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D47CGFXMMU_LUT143H// GFXMMU LUT entry 143 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D480GFXMMU_LUT144L// GFXMMU LUT entry 144 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D484GFXMMU_LUT144H// GFXMMU LUT entry 144 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D488GFXMMU_LUT145L// GFXMMU LUT entry 145 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D48CGFXMMU_LUT145H// GFXMMU LUT entry 145 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D490GFXMMU_LUT146L// GFXMMU LUT entry 146 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D494GFXMMU_LUT146H// GFXMMU LUT entry 146 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D498GFXMMU_LUT147L// GFXMMU LUT entry 147 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D49CGFXMMU_LUT147H// GFXMMU LUT entry 147 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D4A0GFXMMU_LUT148L// GFXMMU LUT entry 148 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D4A4GFXMMU_LUT148H// GFXMMU LUT entry 148 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D4A8GFXMMU_LUT149L// GFXMMU LUT entry 149 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D4ACGFXMMU_LUT149H// GFXMMU LUT entry 149 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D4B0GFXMMU_LUT150L// GFXMMU LUT entry 150 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D4B4GFXMMU_LUT150H// GFXMMU LUT entry 150 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D4B8GFXMMU_LUT151L// GFXMMU LUT entry 151 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D4BCGFXMMU_LUT151H// GFXMMU LUT entry 151 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D4C0GFXMMU_LUT152L// GFXMMU LUT entry 152 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D4C4GFXMMU_LUT152H// GFXMMU LUT entry 152 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D4C8GFXMMU_LUT153L// GFXMMU LUT entry 153 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D4CCGFXMMU_LUT153H// GFXMMU LUT entry 153 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D4D0GFXMMU_LUT154L// GFXMMU LUT entry 154 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D4D4GFXMMU_LUT154H// GFXMMU LUT entry 154 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D4D8GFXMMU_LUT155L// GFXMMU LUT entry 155 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D4DCGFXMMU_LUT155H// GFXMMU LUT entry 155 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D4E0GFXMMU_LUT156L// GFXMMU LUT entry 156 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D4E4GFXMMU_LUT156H// GFXMMU LUT entry 156 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D4E8GFXMMU_LUT157L// GFXMMU LUT entry 157 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D4ECGFXMMU_LUT157H// GFXMMU LUT entry 157 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D4F0GFXMMU_LUT158L// GFXMMU LUT entry 158 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D4F4GFXMMU_LUT158H// GFXMMU LUT entry 158 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D4F8GFXMMU_LUT159L// GFXMMU LUT entry 159 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D4FCGFXMMU_LUT159H// GFXMMU LUT entry 159 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D500GFXMMU_LUT160L// GFXMMU LUT entry 160 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D504GFXMMU_LUT160H// GFXMMU LUT entry 160 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D508GFXMMU_LUT161L// GFXMMU LUT entry 161 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D50CGFXMMU_LUT161H// GFXMMU LUT entry 161 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D510GFXMMU_LUT162L// GFXMMU LUT entry 162 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D514GFXMMU_LUT162H// GFXMMU LUT entry 162 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D518GFXMMU_LUT163L// GFXMMU LUT entry 163 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D51CGFXMMU_LUT163H// GFXMMU LUT entry 163 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D520GFXMMU_LUT164L// GFXMMU LUT entry 164 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D524GFXMMU_LUT164H// GFXMMU LUT entry 164 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D528GFXMMU_LUT165L// GFXMMU LUT entry 165 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D52CGFXMMU_LUT165H// GFXMMU LUT entry 165 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D530GFXMMU_LUT166L// GFXMMU LUT entry 166 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D534GFXMMU_LUT166H// GFXMMU LUT entry 166 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D538GFXMMU_LUT167L// GFXMMU LUT entry 167 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D53CGFXMMU_LUT167H// GFXMMU LUT entry 167 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D540GFXMMU_LUT168L// GFXMMU LUT entry 168 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D544GFXMMU_LUT168H// GFXMMU LUT entry 168 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D548GFXMMU_LUT169L// GFXMMU LUT entry 169 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D54CGFXMMU_LUT169H// GFXMMU LUT entry 169 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D550GFXMMU_LUT170L// GFXMMU LUT entry 170 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D554GFXMMU_LUT170H// GFXMMU LUT entry 170 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D558GFXMMU_LUT171L// GFXMMU LUT entry 171 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D55CGFXMMU_LUT171H// GFXMMU LUT entry 171 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D560GFXMMU_LUT172L// GFXMMU LUT entry 172 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D564GFXMMU_LUT172H// GFXMMU LUT entry 172 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D568GFXMMU_LUT173L// GFXMMU LUT entry 173 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D56CGFXMMU_LUT173H// GFXMMU LUT entry 173 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D570GFXMMU_LUT174L// GFXMMU LUT entry 174 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D574GFXMMU_LUT174H// GFXMMU LUT entry 174 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D578GFXMMU_LUT175L// GFXMMU LUT entry 175 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D57CGFXMMU_LUT175H// GFXMMU LUT entry 175 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D580GFXMMU_LUT176L// GFXMMU LUT entry 176 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D584GFXMMU_LUT176H// GFXMMU LUT entry 176 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D588GFXMMU_LUT177L// GFXMMU LUT entry 177 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D58CGFXMMU_LUT177H// GFXMMU LUT entry 177 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D590GFXMMU_LUT178L// GFXMMU LUT entry 178 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D594GFXMMU_LUT178H// GFXMMU LUT entry 178 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D598GFXMMU_LUT179L// GFXMMU LUT entry 179 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D59CGFXMMU_LUT179H// GFXMMU LUT entry 179 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D5A0GFXMMU_LUT180L// GFXMMU LUT entry 180 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D5A4GFXMMU_LUT180H// GFXMMU LUT entry 180 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D5A8GFXMMU_LUT181L// GFXMMU LUT entry 181 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D5ACGFXMMU_LUT181H// GFXMMU LUT entry 181 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D5B0GFXMMU_LUT182L// GFXMMU LUT entry 182 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D5B4GFXMMU_LUT182H// GFXMMU LUT entry 182 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D5B8GFXMMU_LUT183L// GFXMMU LUT entry 183 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D5BCGFXMMU_LUT183H// GFXMMU LUT entry 183 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D5C0GFXMMU_LUT184L// GFXMMU LUT entry 184 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D5C4GFXMMU_LUT184H// GFXMMU LUT entry 184 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D5C8GFXMMU_LUT185L// GFXMMU LUT entry 185 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D5CCGFXMMU_LUT185H// GFXMMU LUT entry 185 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D5D0GFXMMU_LUT186L// GFXMMU LUT entry 186 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D5D4GFXMMU_LUT186H// GFXMMU LUT entry 186 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D5D8GFXMMU_LUT187L// GFXMMU LUT entry 187 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D5DCGFXMMU_LUT187H// GFXMMU LUT entry 187 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D5E0GFXMMU_LUT188L// GFXMMU LUT entry 188 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D5E4GFXMMU_LUT188H// GFXMMU LUT entry 188 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D5E8GFXMMU_LUT189L// GFXMMU LUT entry 189 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D5ECGFXMMU_LUT189H// GFXMMU LUT entry 189 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D5F0GFXMMU_LUT190L// GFXMMU LUT entry 190 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D5F4GFXMMU_LUT190H// GFXMMU LUT entry 190 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D5F8GFXMMU_LUT191L// GFXMMU LUT entry 191 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D5FCGFXMMU_LUT191H// GFXMMU LUT entry 191 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D600GFXMMU_LUT192L// GFXMMU LUT entry 192 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D604GFXMMU_LUT192H// GFXMMU LUT entry 192 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D608GFXMMU_LUT193L// GFXMMU LUT entry 193 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D60CGFXMMU_LUT193H// GFXMMU LUT entry 193 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D610GFXMMU_LUT194L// GFXMMU LUT entry 194 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D614GFXMMU_LUT194H// GFXMMU LUT entry 194 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D618GFXMMU_LUT195L// GFXMMU LUT entry 195 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D61CGFXMMU_LUT195H// GFXMMU LUT entry 195 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D620GFXMMU_LUT196L// GFXMMU LUT entry 196 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D624GFXMMU_LUT196H// GFXMMU LUT entry 196 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D628GFXMMU_LUT197L// GFXMMU LUT entry 197 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D62CGFXMMU_LUT197H// GFXMMU LUT entry 197 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D630GFXMMU_LUT198L// GFXMMU LUT entry 198 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D634GFXMMU_LUT198H// GFXMMU LUT entry 198 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D638GFXMMU_LUT199L// GFXMMU LUT entry 199 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D63CGFXMMU_LUT199H// GFXMMU LUT entry 199 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D640GFXMMU_LUT200L// GFXMMU LUT entry 200 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D644GFXMMU_LUT200H// GFXMMU LUT entry 200 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D648GFXMMU_LUT201L// GFXMMU LUT entry 201 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D64CGFXMMU_LUT201H// GFXMMU LUT entry 201 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D650GFXMMU_LUT202L// GFXMMU LUT entry 202 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D654GFXMMU_LUT202H// GFXMMU LUT entry 202 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D658GFXMMU_LUT203L// GFXMMU LUT entry 203 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D65CGFXMMU_LUT203H// GFXMMU LUT entry 203 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D660GFXMMU_LUT204L// GFXMMU LUT entry 204 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D664GFXMMU_LUT204H// GFXMMU LUT entry 204 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D668GFXMMU_LUT205L// GFXMMU LUT entry 205 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D66CGFXMMU_LUT205H// GFXMMU LUT entry 205 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D670GFXMMU_LUT206L// GFXMMU LUT entry 206 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D674GFXMMU_LUT206H// GFXMMU LUT entry 206 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D678GFXMMU_LUT207L// GFXMMU LUT entry 207 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D67CGFXMMU_LUT207H// GFXMMU LUT entry 207 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D680GFXMMU_LUT208L// GFXMMU LUT entry 208 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D684GFXMMU_LUT208H// GFXMMU LUT entry 208 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D688GFXMMU_LUT209L// GFXMMU LUT entry 209 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D68CGFXMMU_LUT209H// GFXMMU LUT entry 209 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D690GFXMMU_LUT210L// GFXMMU LUT entry 210 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D694GFXMMU_LUT210H// GFXMMU LUT entry 210 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D698GFXMMU_LUT211L// GFXMMU LUT entry 211 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D69CGFXMMU_LUT211H// GFXMMU LUT entry 211 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D6A0GFXMMU_LUT212L// GFXMMU LUT entry 212 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D6A4GFXMMU_LUT212H// GFXMMU LUT entry 212 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D6A8GFXMMU_LUT213L// GFXMMU LUT entry 213 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D6ACGFXMMU_LUT213H// GFXMMU LUT entry 213 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D6B0GFXMMU_LUT214L// GFXMMU LUT entry 214 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D6B4GFXMMU_LUT214H// GFXMMU LUT entry 214 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D6B8GFXMMU_LUT215L// GFXMMU LUT entry 215 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D6BCGFXMMU_LUT215H// GFXMMU LUT entry 215 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D6C0GFXMMU_LUT216L// GFXMMU LUT entry 216 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D6C4GFXMMU_LUT216H// GFXMMU LUT entry 216 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D6C8GFXMMU_LUT217L// GFXMMU LUT entry 217 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D6CCGFXMMU_LUT217H// GFXMMU LUT entry 217 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D6D0GFXMMU_LUT218L// GFXMMU LUT entry 218 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D6D4GFXMMU_LUT218H// GFXMMU LUT entry 218 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D6D8GFXMMU_LUT219L// GFXMMU LUT entry 219 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D6DCGFXMMU_LUT219H// GFXMMU LUT entry 219 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D6E0GFXMMU_LUT220L// GFXMMU LUT entry 220 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D6E4GFXMMU_LUT220H// GFXMMU LUT entry 220 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D6E8GFXMMU_LUT221L// GFXMMU LUT entry 221 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D6ECGFXMMU_LUT221H// GFXMMU LUT entry 221 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D6F0GFXMMU_LUT222L// GFXMMU LUT entry 222 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D6F4GFXMMU_LUT222H// GFXMMU LUT entry 222 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D6F8GFXMMU_LUT223L// GFXMMU LUT entry 223 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D6FCGFXMMU_LUT223H// GFXMMU LUT entry 223 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D700GFXMMU_LUT224L// GFXMMU LUT entry 224 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D704GFXMMU_LUT224H// GFXMMU LUT entry 224 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D708GFXMMU_LUT225L// GFXMMU LUT entry 225 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D70CGFXMMU_LUT225H// GFXMMU LUT entry 225 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D710GFXMMU_LUT226L// GFXMMU LUT entry 226 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D714GFXMMU_LUT226H// GFXMMU LUT entry 226 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D718GFXMMU_LUT227L// GFXMMU LUT entry 227 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D71CGFXMMU_LUT227H// GFXMMU LUT entry 227 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D720GFXMMU_LUT228L// GFXMMU LUT entry 228 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D724GFXMMU_LUT228H// GFXMMU LUT entry 228 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D728GFXMMU_LUT229L// GFXMMU LUT entry 229 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D72CGFXMMU_LUT229H// GFXMMU LUT entry 229 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D730GFXMMU_LUT230L// GFXMMU LUT entry 230 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D734GFXMMU_LUT230H// GFXMMU LUT entry 230 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D738GFXMMU_LUT231L// GFXMMU LUT entry 231 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D73CGFXMMU_LUT231H// GFXMMU LUT entry 231 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D740GFXMMU_LUT232L// GFXMMU LUT entry 232 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D744GFXMMU_LUT232H// GFXMMU LUT entry 232 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D748GFXMMU_LUT233L// GFXMMU LUT entry 233 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D74CGFXMMU_LUT233H// GFXMMU LUT entry 233 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D750GFXMMU_LUT234L// GFXMMU LUT entry 234 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D754GFXMMU_LUT234H// GFXMMU LUT entry 234 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D758GFXMMU_LUT235L// GFXMMU LUT entry 235 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D75CGFXMMU_LUT235H// GFXMMU LUT entry 235 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D760GFXMMU_LUT236L// GFXMMU LUT entry 236 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D764GFXMMU_LUT236H// GFXMMU LUT entry 236 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D768GFXMMU_LUT237L// GFXMMU LUT entry 237 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D76CGFXMMU_LUT237H// GFXMMU LUT entry 237 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D770GFXMMU_LUT238L// GFXMMU LUT entry 238 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D774GFXMMU_LUT238H// GFXMMU LUT entry 238 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D778GFXMMU_LUT239L// GFXMMU LUT entry 239 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D77CGFXMMU_LUT239H// GFXMMU LUT entry 239 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D780GFXMMU_LUT240L// GFXMMU LUT entry 240 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D784GFXMMU_LUT240H// GFXMMU LUT entry 240 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D788GFXMMU_LUT241L// GFXMMU LUT entry 241 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D78CGFXMMU_LUT241H// GFXMMU LUT entry 241 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D790GFXMMU_LUT242L// GFXMMU LUT entry 242 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D794GFXMMU_LUT242H// GFXMMU LUT entry 242 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D798GFXMMU_LUT243L// GFXMMU LUT entry 243 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D79CGFXMMU_LUT243H// GFXMMU LUT entry 243 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D7A0GFXMMU_LUT244L// GFXMMU LUT entry 244 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D7A4GFXMMU_LUT244H// GFXMMU LUT entry 244 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D7A8GFXMMU_LUT245L// GFXMMU LUT entry 245 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D7ACGFXMMU_LUT245H// GFXMMU LUT entry 245 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D7B0GFXMMU_LUT246L// GFXMMU LUT entry 246 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D7B4GFXMMU_LUT246H// GFXMMU LUT entry 246 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D7B8GFXMMU_LUT247L// GFXMMU LUT entry 247 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D7BCGFXMMU_LUT247H// GFXMMU LUT entry 247 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D7C0GFXMMU_LUT248L// GFXMMU LUT entry 248 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D7C4GFXMMU_LUT248H// GFXMMU LUT entry 248 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D7C8GFXMMU_LUT249L// GFXMMU LUT entry 249 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D7CCGFXMMU_LUT249H// GFXMMU LUT entry 249 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D7D0GFXMMU_LUT250L// GFXMMU LUT entry 250 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D7D4GFXMMU_LUT250H// GFXMMU LUT entry 250 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D7D8GFXMMU_LUT251L// GFXMMU LUT entry 251 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D7DCGFXMMU_LUT251H// GFXMMU LUT entry 251 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D7E0GFXMMU_LUT252L// GFXMMU LUT entry 252 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D7E4GFXMMU_LUT252H// GFXMMU LUT entry 252 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D7E8GFXMMU_LUT253L// GFXMMU LUT entry 253 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D7ECGFXMMU_LUT253H// GFXMMU LUT entry 253 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D7F0GFXMMU_LUT254L// GFXMMU LUT entry 254 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D7F4GFXMMU_LUT254H// GFXMMU LUT entry 254 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D7F8GFXMMU_LUT255L// GFXMMU LUT entry 255 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D7FCGFXMMU_LUT255H// GFXMMU LUT entry 255 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D800GFXMMU_LUT256L// GFXMMU LUT entry 256 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D804GFXMMU_LUT256H// GFXMMU LUT entry 256 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D808GFXMMU_LUT257L// GFXMMU LUT entry 257 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D80CGFXMMU_LUT257H// GFXMMU LUT entry 257 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D810GFXMMU_LUT258L// GFXMMU LUT entry 258 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D814GFXMMU_LUT258H// GFXMMU LUT entry 258 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D818GFXMMU_LUT259L// GFXMMU LUT entry 259 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D81CGFXMMU_LUT259H// GFXMMU LUT entry 259 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D820GFXMMU_LUT260L// GFXMMU LUT entry 260 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D824GFXMMU_LUT260H// GFXMMU LUT entry 260 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D828GFXMMU_LUT261L// GFXMMU LUT entry 261 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D82CGFXMMU_LUT261H// GFXMMU LUT entry 261 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D830GFXMMU_LUT262L// GFXMMU LUT entry 262 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D834GFXMMU_LUT262H// GFXMMU LUT entry 262 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D838GFXMMU_LUT263L// GFXMMU LUT entry 263 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D83CGFXMMU_LUT263H// GFXMMU LUT entry 263 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D840GFXMMU_LUT264L// GFXMMU LUT entry 264 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D844GFXMMU_LUT264H// GFXMMU LUT entry 264 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D848GFXMMU_LUT265L// GFXMMU LUT entry 265 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D84CGFXMMU_LUT265H// GFXMMU LUT entry 265 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D850GFXMMU_LUT266L// GFXMMU LUT entry 266 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D854GFXMMU_LUT266H// GFXMMU LUT entry 266 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D858GFXMMU_LUT267L// GFXMMU LUT entry 267 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D85CGFXMMU_LUT267H// GFXMMU LUT entry 267 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D860GFXMMU_LUT268L// GFXMMU LUT entry 268 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D864GFXMMU_LUT268H// GFXMMU LUT entry 268 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D868GFXMMU_LUT269L// GFXMMU LUT entry 269 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D86CGFXMMU_LUT269H// GFXMMU LUT entry 269 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D870GFXMMU_LUT270L// GFXMMU LUT entry 270 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D874GFXMMU_LUT270H// GFXMMU LUT entry 270 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D878GFXMMU_LUT271L// GFXMMU LUT entry 271 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D87CGFXMMU_LUT271H// GFXMMU LUT entry 271 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D880GFXMMU_LUT272L// GFXMMU LUT entry 272 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D884GFXMMU_LUT272H// GFXMMU LUT entry 272 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D888GFXMMU_LUT273L// GFXMMU LUT entry 273 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D88CGFXMMU_LUT273H// GFXMMU LUT entry 273 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D890GFXMMU_LUT274L// GFXMMU LUT entry 274 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D894GFXMMU_LUT274H// GFXMMU LUT entry 274 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D898GFXMMU_LUT275L// GFXMMU LUT entry 275 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D89CGFXMMU_LUT275H// GFXMMU LUT entry 275 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D8A0GFXMMU_LUT276L// GFXMMU LUT entry 276 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D8A4GFXMMU_LUT276H// GFXMMU LUT entry 276 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D8A8GFXMMU_LUT277L// GFXMMU LUT entry 277 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D8ACGFXMMU_LUT277H// GFXMMU LUT entry 277 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D8B0GFXMMU_LUT278L// GFXMMU LUT entry 278 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D8B4GFXMMU_LUT278H// GFXMMU LUT entry 278 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D8B8GFXMMU_LUT279L// GFXMMU LUT entry 279 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D8BCGFXMMU_LUT279H// GFXMMU LUT entry 279 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D8C0GFXMMU_LUT280L// GFXMMU LUT entry 280 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D8C4GFXMMU_LUT280H// GFXMMU LUT entry 280 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D8C8GFXMMU_LUT281L// GFXMMU LUT entry 281 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D8CCGFXMMU_LUT281H// GFXMMU LUT entry 281 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D8D0GFXMMU_LUT282L// GFXMMU LUT entry 282 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D8D4GFXMMU_LUT282H// GFXMMU LUT entry 282 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D8D8GFXMMU_LUT283L// GFXMMU LUT entry 283 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D8DCGFXMMU_LUT283H// GFXMMU LUT entry 283 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D8E0GFXMMU_LUT284L// GFXMMU LUT entry 284 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D8E4GFXMMU_LUT284H// GFXMMU LUT entry 284 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D8E8GFXMMU_LUT285L// GFXMMU LUT entry 285 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D8ECGFXMMU_LUT285H// GFXMMU LUT entry 285 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D8F0GFXMMU_LUT286L// GFXMMU LUT entry 286 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D8F4GFXMMU_LUT286H// GFXMMU LUT entry 286 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D8F8GFXMMU_LUT287L// GFXMMU LUT entry 287 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D8FCGFXMMU_LUT287H// GFXMMU LUT entry 287 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D900GFXMMU_LUT288L// GFXMMU LUT entry 288 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D904GFXMMU_LUT288H// GFXMMU LUT entry 288 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D908GFXMMU_LUT289L// GFXMMU LUT entry 289 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D90CGFXMMU_LUT289H// GFXMMU LUT entry 289 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D910GFXMMU_LUT290L// GFXMMU LUT entry 290 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D914GFXMMU_LUT290H// GFXMMU LUT entry 290 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D918GFXMMU_LUT291L// GFXMMU LUT entry 291 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D91CGFXMMU_LUT291H// GFXMMU LUT entry 291 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D920GFXMMU_LUT292L// GFXMMU LUT entry 292 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D924GFXMMU_LUT292H// GFXMMU LUT entry 292 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D928GFXMMU_LUT293L// GFXMMU LUT entry 293 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D92CGFXMMU_LUT293H// GFXMMU LUT entry 293 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D930GFXMMU_LUT294L// GFXMMU LUT entry 294 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D934GFXMMU_LUT294H// GFXMMU LUT entry 294 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D938GFXMMU_LUT295L// GFXMMU LUT entry 295 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D93CGFXMMU_LUT295H// GFXMMU LUT entry 295 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D940GFXMMU_LUT296L// GFXMMU LUT entry 296 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D944GFXMMU_LUT296H// GFXMMU LUT entry 296 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D948GFXMMU_LUT297L// GFXMMU LUT entry 297 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D94CGFXMMU_LUT297H// GFXMMU LUT entry 297 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D950GFXMMU_LUT298L// GFXMMU LUT entry 298 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D954GFXMMU_LUT298H// GFXMMU LUT entry 298 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D958GFXMMU_LUT299L// GFXMMU LUT entry 299 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D95CGFXMMU_LUT299H// GFXMMU LUT entry 299 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D960GFXMMU_LUT300L// GFXMMU LUT entry 300 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D964GFXMMU_LUT300H// GFXMMU LUT entry 300 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D968GFXMMU_LUT301L// GFXMMU LUT entry 301 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D96CGFXMMU_LUT301H// GFXMMU LUT entry 301 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D970GFXMMU_LUT302L// GFXMMU LUT entry 302 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D974GFXMMU_LUT302H// GFXMMU LUT entry 302 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D978GFXMMU_LUT303L// GFXMMU LUT entry 303 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D97CGFXMMU_LUT303H// GFXMMU LUT entry 303 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D980GFXMMU_LUT304L// GFXMMU LUT entry 304 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D984GFXMMU_LUT304H// GFXMMU LUT entry 304 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D988GFXMMU_LUT305L// GFXMMU LUT entry 305 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D98CGFXMMU_LUT305H// GFXMMU LUT entry 305 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D990GFXMMU_LUT306L// GFXMMU LUT entry 306 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D994GFXMMU_LUT306H// GFXMMU LUT entry 306 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D998GFXMMU_LUT307L// GFXMMU LUT entry 307 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D99CGFXMMU_LUT307H// GFXMMU LUT entry 307 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D9A0GFXMMU_LUT308L// GFXMMU LUT entry 308 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D9A4GFXMMU_LUT308H// GFXMMU LUT entry 308 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D9A8GFXMMU_LUT309L// GFXMMU LUT entry 309 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D9ACGFXMMU_LUT309H// GFXMMU LUT entry 309 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D9B0GFXMMU_LUT310L// GFXMMU LUT entry 310 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D9B4GFXMMU_LUT310H// GFXMMU LUT entry 310 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D9B8GFXMMU_LUT311L// GFXMMU LUT entry 311 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D9BCGFXMMU_LUT311H// GFXMMU LUT entry 311 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D9C0GFXMMU_LUT312L// GFXMMU LUT entry 312 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D9C4GFXMMU_LUT312H// GFXMMU LUT entry 312 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D9C8GFXMMU_LUT313L// GFXMMU LUT entry 313 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D9CCGFXMMU_LUT313H// GFXMMU LUT entry 313 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D9D0GFXMMU_LUT314L// GFXMMU LUT entry 314 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D9D4GFXMMU_LUT314H// GFXMMU LUT entry 314 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D9D8GFXMMU_LUT315L// GFXMMU LUT entry 315 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D9DCGFXMMU_LUT315H// GFXMMU LUT entry 315 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D9E0GFXMMU_LUT316L// GFXMMU LUT entry 316 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D9E4GFXMMU_LUT316H// GFXMMU LUT entry 316 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D9E8GFXMMU_LUT317L// GFXMMU LUT entry 317 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D9ECGFXMMU_LUT317H// GFXMMU LUT entry 317 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D9F0GFXMMU_LUT318L// GFXMMU LUT entry 318 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D9F4GFXMMU_LUT318H// GFXMMU LUT entry 318 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002D9F8GFXMMU_LUT319L// GFXMMU LUT entry 319 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002D9FCGFXMMU_LUT319H// GFXMMU LUT entry 319 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA00GFXMMU_LUT320L// GFXMMU LUT entry 320 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA04GFXMMU_LUT320H// GFXMMU LUT entry 320 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA08GFXMMU_LUT321L// GFXMMU LUT entry 321 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA0CGFXMMU_LUT321H// GFXMMU LUT entry 321 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA10GFXMMU_LUT322L// GFXMMU LUT entry 322 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA14GFXMMU_LUT322H// GFXMMU LUT entry 322 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA18GFXMMU_LUT323L// GFXMMU LUT entry 323 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA1CGFXMMU_LUT323H// GFXMMU LUT entry 323 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA20GFXMMU_LUT324L// GFXMMU LUT entry 324 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA24GFXMMU_LUT324H// GFXMMU LUT entry 324 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA28GFXMMU_LUT325L// GFXMMU LUT entry 325 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA2CGFXMMU_LUT325H// GFXMMU LUT entry 325 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA30GFXMMU_LUT326L// GFXMMU LUT entry 326 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA34GFXMMU_LUT326H// GFXMMU LUT entry 326 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA38GFXMMU_LUT327L// GFXMMU LUT entry 327 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA3CGFXMMU_LUT327H// GFXMMU LUT entry 327 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA40GFXMMU_LUT328L// GFXMMU LUT entry 328 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA44GFXMMU_LUT328H// GFXMMU LUT entry 328 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA48GFXMMU_LUT329L// GFXMMU LUT entry 329 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA4CGFXMMU_LUT329H// GFXMMU LUT entry 329 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA50GFXMMU_LUT330L// GFXMMU LUT entry 330 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA54GFXMMU_LUT330H// GFXMMU LUT entry 330 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA58GFXMMU_LUT331L// GFXMMU LUT entry 331 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA5CGFXMMU_LUT331H// GFXMMU LUT entry 331 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA60GFXMMU_LUT332L// GFXMMU LUT entry 332 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA64GFXMMU_LUT332H// GFXMMU LUT entry 332 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA68GFXMMU_LUT333L// GFXMMU LUT entry 333 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA6CGFXMMU_LUT333H// GFXMMU LUT entry 333 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA70GFXMMU_LUT334L// GFXMMU LUT entry 334 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA74GFXMMU_LUT334H// GFXMMU LUT entry 334 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA78GFXMMU_LUT335L// GFXMMU LUT entry 335 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA7CGFXMMU_LUT335H// GFXMMU LUT entry 335 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA80GFXMMU_LUT336L// GFXMMU LUT entry 336 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA84GFXMMU_LUT336H// GFXMMU LUT entry 336 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA88GFXMMU_LUT337L// GFXMMU LUT entry 337 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA8CGFXMMU_LUT337H// GFXMMU LUT entry 337 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA90GFXMMU_LUT338L// GFXMMU LUT entry 338 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA94GFXMMU_LUT338H// GFXMMU LUT entry 338 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DA98GFXMMU_LUT339L// GFXMMU LUT entry 339 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DA9CGFXMMU_LUT339H// GFXMMU LUT entry 339 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DAA0GFXMMU_LUT340L// GFXMMU LUT entry 340 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DAA4GFXMMU_LUT340H// GFXMMU LUT entry 340 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DAA8GFXMMU_LUT341L// GFXMMU LUT entry 341 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DAACGFXMMU_LUT341H// GFXMMU LUT entry 341 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DAB0GFXMMU_LUT342L// GFXMMU LUT entry 342 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DAB4GFXMMU_LUT342H// GFXMMU LUT entry 342 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DAB8GFXMMU_LUT343L// GFXMMU LUT entry 343 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DABCGFXMMU_LUT343H// GFXMMU LUT entry 343 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DAC0GFXMMU_LUT344L// GFXMMU LUT entry 344 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DAC4GFXMMU_LUT344H// GFXMMU LUT entry 344 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DAC8GFXMMU_LUT345L// GFXMMU LUT entry 345 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DACCGFXMMU_LUT345H// GFXMMU LUT entry 345 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DAD0GFXMMU_LUT346L// GFXMMU LUT entry 346 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DAD4GFXMMU_LUT346H// GFXMMU LUT entry 346 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DAD8GFXMMU_LUT347L// GFXMMU LUT entry 347 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DADCGFXMMU_LUT347H// GFXMMU LUT entry 347 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DAE0GFXMMU_LUT348L// GFXMMU LUT entry 348 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DAE4GFXMMU_LUT348H// GFXMMU LUT entry 348 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DAE8GFXMMU_LUT349L// GFXMMU LUT entry 349 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DAECGFXMMU_LUT349H// GFXMMU LUT entry 349 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DAF0GFXMMU_LUT350L// GFXMMU LUT entry 350 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DAF4GFXMMU_LUT350H// GFXMMU LUT entry 350 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DAF8GFXMMU_LUT351L// GFXMMU LUT entry 351 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DAFCGFXMMU_LUT351H// GFXMMU LUT entry 351 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB00GFXMMU_LUT352L// GFXMMU LUT entry 352 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB04GFXMMU_LUT352H// GFXMMU LUT entry 352 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB08GFXMMU_LUT353L// GFXMMU LUT entry 353 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB0CGFXMMU_LUT353H// GFXMMU LUT entry 353 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB10GFXMMU_LUT354L// GFXMMU LUT entry 354 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB14GFXMMU_LUT354H// GFXMMU LUT entry 354 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB18GFXMMU_LUT355L// GFXMMU LUT entry 355 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB1CGFXMMU_LUT355H// GFXMMU LUT entry 355 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB20GFXMMU_LUT356L// GFXMMU LUT entry 356 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB24GFXMMU_LUT356H// GFXMMU LUT entry 356 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB28GFXMMU_LUT357L// GFXMMU LUT entry 357 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB2CGFXMMU_LUT357H// GFXMMU LUT entry 357 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB30GFXMMU_LUT358L// GFXMMU LUT entry 358 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB34GFXMMU_LUT358H// GFXMMU LUT entry 358 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB38GFXMMU_LUT359L// GFXMMU LUT entry 359 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB3CGFXMMU_LUT359H// GFXMMU LUT entry 359 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB40GFXMMU_LUT360L// GFXMMU LUT entry 360 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB44GFXMMU_LUT360H// GFXMMU LUT entry 360 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB48GFXMMU_LUT361L// GFXMMU LUT entry 361 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB4CGFXMMU_LUT361H// GFXMMU LUT entry 361 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB50GFXMMU_LUT362L// GFXMMU LUT entry 362 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB54GFXMMU_LUT362H// GFXMMU LUT entry 362 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB58GFXMMU_LUT363L// GFXMMU LUT entry 363 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB5CGFXMMU_LUT363H// GFXMMU LUT entry 363 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB60GFXMMU_LUT364L// GFXMMU LUT entry 364 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB64GFXMMU_LUT364H// GFXMMU LUT entry 364 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB68GFXMMU_LUT365L// GFXMMU LUT entry 365 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB6CGFXMMU_LUT365H// GFXMMU LUT entry 365 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB70GFXMMU_LUT366L// GFXMMU LUT entry 366 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB74GFXMMU_LUT366H// GFXMMU LUT entry 366 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB78GFXMMU_LUT367L// GFXMMU LUT entry 367 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB7CGFXMMU_LUT367H// GFXMMU LUT entry 367 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB80GFXMMU_LUT368L// GFXMMU LUT entry 368 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB84GFXMMU_LUT368H// GFXMMU LUT entry 368 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB88GFXMMU_LUT369L// GFXMMU LUT entry 369 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB8CGFXMMU_LUT369H// GFXMMU LUT entry 369 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB90GFXMMU_LUT370L// GFXMMU LUT entry 370 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB94GFXMMU_LUT370H// GFXMMU LUT entry 370 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DB98GFXMMU_LUT371L// GFXMMU LUT entry 371 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DB9CGFXMMU_LUT371H// GFXMMU LUT entry 371 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DBA0GFXMMU_LUT372L// GFXMMU LUT entry 372 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DBA4GFXMMU_LUT372H// GFXMMU LUT entry 372 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DBA8GFXMMU_LUT373L// GFXMMU LUT entry 373 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DBACGFXMMU_LUT373H// GFXMMU LUT entry 373 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DBB0GFXMMU_LUT374L// GFXMMU LUT entry 374 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DBB4GFXMMU_LUT374H// GFXMMU LUT entry 374 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DBB8GFXMMU_LUT375L// GFXMMU LUT entry 375 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DBBCGFXMMU_LUT375H// GFXMMU LUT entry 375 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DBC0GFXMMU_LUT376L// GFXMMU LUT entry 376 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DBC4GFXMMU_LUT376H// GFXMMU LUT entry 376 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DBC8GFXMMU_LUT377L// GFXMMU LUT entry 377 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DBCCGFXMMU_LUT377H// GFXMMU LUT entry 377 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DBD0GFXMMU_LUT378L// GFXMMU LUT entry 378 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DBD4GFXMMU_LUT378H// GFXMMU LUT entry 378 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DBD8GFXMMU_LUT379L// GFXMMU LUT entry 379 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DBDCGFXMMU_LUT379H// GFXMMU LUT entry 379 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DBE0GFXMMU_LUT380L// GFXMMU LUT entry 380 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DBE4GFXMMU_LUT380H// GFXMMU LUT entry 380 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DBE8GFXMMU_LUT381L// GFXMMU LUT entry 381 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DBECGFXMMU_LUT381H// GFXMMU LUT entry 381 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DBF0GFXMMU_LUT382L// GFXMMU LUT entry 382 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DBF4GFXMMU_LUT382H// GFXMMU LUT entry 382 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DBF8GFXMMU_LUT383L// GFXMMU LUT entry 383 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DBFCGFXMMU_LUT383H// GFXMMU LUT entry 383 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC00GFXMMU_LUT384L// GFXMMU LUT entry 384 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC04GFXMMU_LUT384H// GFXMMU LUT entry 384 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC08GFXMMU_LUT385L// GFXMMU LUT entry 385 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC0CGFXMMU_LUT385H// GFXMMU LUT entry 385 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC10GFXMMU_LUT386L// GFXMMU LUT entry 386 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC14GFXMMU_LUT386H// GFXMMU LUT entry 386 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC18GFXMMU_LUT387L// GFXMMU LUT entry 387 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC1CGFXMMU_LUT387H// GFXMMU LUT entry 387 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC20GFXMMU_LUT388L// GFXMMU LUT entry 388 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC24GFXMMU_LUT388H// GFXMMU LUT entry 388 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC28GFXMMU_LUT389L// GFXMMU LUT entry 389 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC2CGFXMMU_LUT389H// GFXMMU LUT entry 389 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC30GFXMMU_LUT390L// GFXMMU LUT entry 390 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC34GFXMMU_LUT390H// GFXMMU LUT entry 390 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC38GFXMMU_LUT391L// GFXMMU LUT entry 391 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC3CGFXMMU_LUT391H// GFXMMU LUT entry 391 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC40GFXMMU_LUT392L// GFXMMU LUT entry 392 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC44GFXMMU_LUT392H// GFXMMU LUT entry 392 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC48GFXMMU_LUT393L// GFXMMU LUT entry 393 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC4CGFXMMU_LUT393H// GFXMMU LUT entry 393 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC50GFXMMU_LUT394L// GFXMMU LUT entry 394 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC54GFXMMU_LUT394H// GFXMMU LUT entry 394 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC58GFXMMU_LUT395L// GFXMMU LUT entry 395 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC5CGFXMMU_LUT395H// GFXMMU LUT entry 395 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC60GFXMMU_LUT396L// GFXMMU LUT entry 396 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC64GFXMMU_LUT396H// GFXMMU LUT entry 396 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC68GFXMMU_LUT397L// GFXMMU LUT entry 397 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC6CGFXMMU_LUT397H// GFXMMU LUT entry 397 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC70GFXMMU_LUT398L// GFXMMU LUT entry 398 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC74GFXMMU_LUT398H// GFXMMU LUT entry 398 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC78GFXMMU_LUT399L// GFXMMU LUT entry 399 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC7CGFXMMU_LUT399H// GFXMMU LUT entry 399 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC80GFXMMU_LUT400L// GFXMMU LUT entry 400 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC84GFXMMU_LUT400H// GFXMMU LUT entry 400 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC88GFXMMU_LUT401L// GFXMMU LUT entry 401 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC8CGFXMMU_LUT401H// GFXMMU LUT entry 401 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC90GFXMMU_LUT402L// GFXMMU LUT entry 402 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC94GFXMMU_LUT402H// GFXMMU LUT entry 402 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DC98GFXMMU_LUT403L// GFXMMU LUT entry 403 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DC9CGFXMMU_LUT403H// GFXMMU LUT entry 403 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DCA0GFXMMU_LUT404L// GFXMMU LUT entry 404 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DCA4GFXMMU_LUT404H// GFXMMU LUT entry 404 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DCA8GFXMMU_LUT405L// GFXMMU LUT entry 405 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DCACGFXMMU_LUT405H// GFXMMU LUT entry 405 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DCB0GFXMMU_LUT406L// GFXMMU LUT entry 406 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DCB4GFXMMU_LUT406H// GFXMMU LUT entry 406 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DCB8GFXMMU_LUT407L// GFXMMU LUT entry 407 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DCBCGFXMMU_LUT407H// GFXMMU LUT entry 407 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DCC0GFXMMU_LUT408L// GFXMMU LUT entry 408 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DCC4GFXMMU_LUT408H// GFXMMU LUT entry 408 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DCC8GFXMMU_LUT409L// GFXMMU LUT entry 409 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DCCCGFXMMU_LUT409H// GFXMMU LUT entry 409 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DCD0GFXMMU_LUT410L// GFXMMU LUT entry 410 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DCD4GFXMMU_LUT410H// GFXMMU LUT entry 410 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DCD8GFXMMU_LUT411L// GFXMMU LUT entry 411 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DCDCGFXMMU_LUT411H// GFXMMU LUT entry 411 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DCE0GFXMMU_LUT412L// GFXMMU LUT entry 412 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DCE4GFXMMU_LUT412H// GFXMMU LUT entry 412 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DCE8GFXMMU_LUT413L// GFXMMU LUT entry 413 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DCECGFXMMU_LUT413H// GFXMMU LUT entry 413 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DCF0GFXMMU_LUT414L// GFXMMU LUT entry 414 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DCF4GFXMMU_LUT414H// GFXMMU LUT entry 414 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DCF8GFXMMU_LUT415L// GFXMMU LUT entry 415 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DCFCGFXMMU_LUT415H// GFXMMU LUT entry 415 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD00GFXMMU_LUT416L// GFXMMU LUT entry 416 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD04GFXMMU_LUT416H// GFXMMU LUT entry 416 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD08GFXMMU_LUT417L// GFXMMU LUT entry 417 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD0CGFXMMU_LUT417H// GFXMMU LUT entry 417 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD10GFXMMU_LUT418L// GFXMMU LUT entry 418 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD14GFXMMU_LUT418H// GFXMMU LUT entry 418 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD18GFXMMU_LUT419L// GFXMMU LUT entry 419 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD1CGFXMMU_LUT419H// GFXMMU LUT entry 419 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD20GFXMMU_LUT420L// GFXMMU LUT entry 420 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD24GFXMMU_LUT420H// GFXMMU LUT entry 420 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD28GFXMMU_LUT421L// GFXMMU LUT entry 421 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD2CGFXMMU_LUT421H// GFXMMU LUT entry 421 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD30GFXMMU_LUT422L// GFXMMU LUT entry 422 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD34GFXMMU_LUT422H// GFXMMU LUT entry 422 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD38GFXMMU_LUT423L// GFXMMU LUT entry 423 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD3CGFXMMU_LUT423H// GFXMMU LUT entry 423 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD40GFXMMU_LUT424L// GFXMMU LUT entry 424 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD44GFXMMU_LUT424H// GFXMMU LUT entry 424 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD48GFXMMU_LUT425L// GFXMMU LUT entry 425 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD4CGFXMMU_LUT425H// GFXMMU LUT entry 425 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD50GFXMMU_LUT426L// GFXMMU LUT entry 426 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD54GFXMMU_LUT426H// GFXMMU LUT entry 426 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD58GFXMMU_LUT427L// GFXMMU LUT entry 427 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD5CGFXMMU_LUT427H// GFXMMU LUT entry 427 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD60GFXMMU_LUT428L// GFXMMU LUT entry 428 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD64GFXMMU_LUT428H// GFXMMU LUT entry 428 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD68GFXMMU_LUT429L// GFXMMU LUT entry 429 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD6CGFXMMU_LUT429H// GFXMMU LUT entry 429 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD70GFXMMU_LUT430L// GFXMMU LUT entry 430 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD74GFXMMU_LUT430H// GFXMMU LUT entry 430 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD78GFXMMU_LUT431L// GFXMMU LUT entry 431 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD7CGFXMMU_LUT431H// GFXMMU LUT entry 431 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD80GFXMMU_LUT432L// GFXMMU LUT entry 432 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD84GFXMMU_LUT432H// GFXMMU LUT entry 432 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD88GFXMMU_LUT433L// GFXMMU LUT entry 433 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD8CGFXMMU_LUT433H// GFXMMU LUT entry 433 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD90GFXMMU_LUT434L// GFXMMU LUT entry 434 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD94GFXMMU_LUT434H// GFXMMU LUT entry 434 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DD98GFXMMU_LUT435L// GFXMMU LUT entry 435 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DD9CGFXMMU_LUT435H// GFXMMU LUT entry 435 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DDA0GFXMMU_LUT436L// GFXMMU LUT entry 436 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DDA4GFXMMU_LUT436H// GFXMMU LUT entry 436 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DDA8GFXMMU_LUT437L// GFXMMU LUT entry 437 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DDACGFXMMU_LUT437H// GFXMMU LUT entry 437 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DDB0GFXMMU_LUT438L// GFXMMU LUT entry 438 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DDB4GFXMMU_LUT438H// GFXMMU LUT entry 438 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DDB8GFXMMU_LUT439L// GFXMMU LUT entry 439 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DDBCGFXMMU_LUT439H// GFXMMU LUT entry 439 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DDC0GFXMMU_LUT440L// GFXMMU LUT entry 440 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DDC4GFXMMU_LUT440H// GFXMMU LUT entry 440 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DDC8GFXMMU_LUT441L// GFXMMU LUT entry 441 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DDCCGFXMMU_LUT441H// GFXMMU LUT entry 441 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DDD0GFXMMU_LUT442L// GFXMMU LUT entry 442 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DDD4GFXMMU_LUT442H// GFXMMU LUT entry 442 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DDD8GFXMMU_LUT443L// GFXMMU LUT entry 443 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DDDCGFXMMU_LUT443H// GFXMMU LUT entry 443 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DDE0GFXMMU_LUT444L// GFXMMU LUT entry 444 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DDE4GFXMMU_LUT444H// GFXMMU LUT entry 444 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DDE8GFXMMU_LUT445L// GFXMMU LUT entry 445 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DDECGFXMMU_LUT445H// GFXMMU LUT entry 445 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DDF0GFXMMU_LUT446L// GFXMMU LUT entry 446 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DDF4GFXMMU_LUT446H// GFXMMU LUT entry 446 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DDF8GFXMMU_LUT447L// GFXMMU LUT entry 447 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DDFCGFXMMU_LUT447H// GFXMMU LUT entry 447 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE00GFXMMU_LUT448L// GFXMMU LUT entry 448 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE04GFXMMU_LUT448H// GFXMMU LUT entry 448 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE08GFXMMU_LUT449L// GFXMMU LUT entry 449 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE0CGFXMMU_LUT449H// GFXMMU LUT entry 449 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE10GFXMMU_LUT450L// GFXMMU LUT entry 450 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE14GFXMMU_LUT450H// GFXMMU LUT entry 450 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE18GFXMMU_LUT451L// GFXMMU LUT entry 451 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE1CGFXMMU_LUT451H// GFXMMU LUT entry 451 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE20GFXMMU_LUT452L// GFXMMU LUT entry 452 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE24GFXMMU_LUT452H// GFXMMU LUT entry 452 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE28GFXMMU_LUT453L// GFXMMU LUT entry 453 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE2CGFXMMU_LUT453H// GFXMMU LUT entry 453 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE30GFXMMU_LUT454L// GFXMMU LUT entry 454 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE34GFXMMU_LUT454H// GFXMMU LUT entry 454 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE38GFXMMU_LUT455L// GFXMMU LUT entry 455 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE3CGFXMMU_LUT455H// GFXMMU LUT entry 455 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE40GFXMMU_LUT456L// GFXMMU LUT entry 456 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE44GFXMMU_LUT456H// GFXMMU LUT entry 456 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE48GFXMMU_LUT457L// GFXMMU LUT entry 457 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE4CGFXMMU_LUT457H// GFXMMU LUT entry 457 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE50GFXMMU_LUT458L// GFXMMU LUT entry 458 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE54GFXMMU_LUT458H// GFXMMU LUT entry 458 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE58GFXMMU_LUT459L// GFXMMU LUT entry 459 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE5CGFXMMU_LUT459H// GFXMMU LUT entry 459 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE60GFXMMU_LUT460L// GFXMMU LUT entry 460 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE64GFXMMU_LUT460H// GFXMMU LUT entry 460 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE68GFXMMU_LUT461L// GFXMMU LUT entry 461 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE6CGFXMMU_LUT461H// GFXMMU LUT entry 461 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE70GFXMMU_LUT462L// GFXMMU LUT entry 462 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE74GFXMMU_LUT462H// GFXMMU LUT entry 462 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE78GFXMMU_LUT463L// GFXMMU LUT entry 463 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE7CGFXMMU_LUT463H// GFXMMU LUT entry 463 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE80GFXMMU_LUT464L// GFXMMU LUT entry 464 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE84GFXMMU_LUT464H// GFXMMU LUT entry 464 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE88GFXMMU_LUT465L// GFXMMU LUT entry 465 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE8CGFXMMU_LUT465H// GFXMMU LUT entry 465 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE90GFXMMU_LUT466L// GFXMMU LUT entry 466 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE94GFXMMU_LUT466H// GFXMMU LUT entry 466 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DE98GFXMMU_LUT467L// GFXMMU LUT entry 467 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DE9CGFXMMU_LUT467H// GFXMMU LUT entry 467 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DEA0GFXMMU_LUT468L// GFXMMU LUT entry 468 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DEA4GFXMMU_LUT468H// GFXMMU LUT entry 468 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DEA8GFXMMU_LUT469L// GFXMMU LUT entry 469 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DEACGFXMMU_LUT469H// GFXMMU LUT entry 469 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DEB0GFXMMU_LUT470L// GFXMMU LUT entry 470 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DEB4GFXMMU_LUT470H// GFXMMU LUT entry 470 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DEB8GFXMMU_LUT471L// GFXMMU LUT entry 471 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DEBCGFXMMU_LUT471H// GFXMMU LUT entry 471 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DEC0GFXMMU_LUT472L// GFXMMU LUT entry 472 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DEC4GFXMMU_LUT472H// GFXMMU LUT entry 472 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DEC8GFXMMU_LUT473L// GFXMMU LUT entry 473 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DECCGFXMMU_LUT473H// GFXMMU LUT entry 473 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DED0GFXMMU_LUT474L// GFXMMU LUT entry 474 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DED4GFXMMU_LUT474H// GFXMMU LUT entry 474 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DED8GFXMMU_LUT475L// GFXMMU LUT entry 475 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DEDCGFXMMU_LUT475H// GFXMMU LUT entry 475 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DEE0GFXMMU_LUT476L// GFXMMU LUT entry 476 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DEE4GFXMMU_LUT476H// GFXMMU LUT entry 476 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DEE8GFXMMU_LUT477L// GFXMMU LUT entry 477 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DEECGFXMMU_LUT477H// GFXMMU LUT entry 477 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DEF0GFXMMU_LUT478L// GFXMMU LUT entry 478 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DEF4GFXMMU_LUT478H// GFXMMU LUT entry 478 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DEF8GFXMMU_LUT479L// GFXMMU LUT entry 479 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DEFCGFXMMU_LUT479H// GFXMMU LUT entry 479 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF00GFXMMU_LUT480L// GFXMMU LUT entry 480 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF04GFXMMU_LUT480H// GFXMMU LUT entry 480 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF08GFXMMU_LUT481L// GFXMMU LUT entry 481 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF0CGFXMMU_LUT481H// GFXMMU LUT entry 481 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF10GFXMMU_LUT482L// GFXMMU LUT entry 482 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF14GFXMMU_LUT482H// GFXMMU LUT entry 482 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF18GFXMMU_LUT483L// GFXMMU LUT entry 483 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF1CGFXMMU_LUT483H// GFXMMU LUT entry 483 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF20GFXMMU_LUT484L// GFXMMU LUT entry 484 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF24GFXMMU_LUT484H// GFXMMU LUT entry 484 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF28GFXMMU_LUT485L// GFXMMU LUT entry 485 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF2CGFXMMU_LUT485H// GFXMMU LUT entry 485 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF30GFXMMU_LUT486L// GFXMMU LUT entry 486 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF34GFXMMU_LUT486H// GFXMMU LUT entry 486 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF38GFXMMU_LUT487L// GFXMMU LUT entry 487 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF3CGFXMMU_LUT487H// GFXMMU LUT entry 487 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF40GFXMMU_LUT488L// GFXMMU LUT entry 488 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF44GFXMMU_LUT488H// GFXMMU LUT entry 488 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF48GFXMMU_LUT489L// GFXMMU LUT entry 489 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF4CGFXMMU_LUT489H// GFXMMU LUT entry 489 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF50GFXMMU_LUT490L// GFXMMU LUT entry 490 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF54GFXMMU_LUT490H// GFXMMU LUT entry 490 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF58GFXMMU_LUT491L// GFXMMU LUT entry 491 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF5CGFXMMU_LUT491H// GFXMMU LUT entry 491 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF60GFXMMU_LUT492L// GFXMMU LUT entry 492 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF64GFXMMU_LUT492H// GFXMMU LUT entry 492 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF68GFXMMU_LUT493L// GFXMMU LUT entry 493 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF6CGFXMMU_LUT493H// GFXMMU LUT entry 493 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF70GFXMMU_LUT494L// GFXMMU LUT entry 494 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF74GFXMMU_LUT494H// GFXMMU LUT entry 494 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF78GFXMMU_LUT495L// GFXMMU LUT entry 495 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF7CGFXMMU_LUT495H// GFXMMU LUT entry 495 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF80GFXMMU_LUT496L// GFXMMU LUT entry 496 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF84GFXMMU_LUT496H// GFXMMU LUT entry 496 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF88GFXMMU_LUT497L// GFXMMU LUT entry 497 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF8CGFXMMU_LUT497H// GFXMMU LUT entry 497 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF90GFXMMU_LUT498L// GFXMMU LUT entry 498 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF94GFXMMU_LUT498H// GFXMMU LUT entry 498 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DF98GFXMMU_LUT499L// GFXMMU LUT entry 499 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DF9CGFXMMU_LUT499H// GFXMMU LUT entry 499 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DFA0GFXMMU_LUT500L// GFXMMU LUT entry 500 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DFA4GFXMMU_LUT500H// GFXMMU LUT entry 500 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DFA8GFXMMU_LUT501L// GFXMMU LUT entry 501 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DFACGFXMMU_LUT501H// GFXMMU LUT entry 501 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DFB0GFXMMU_LUT502L// GFXMMU LUT entry 502 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DFB4GFXMMU_LUT502H// GFXMMU LUT entry 502 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DFB8GFXMMU_LUT503L// GFXMMU LUT entry 503 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DFBCGFXMMU_LUT503H// GFXMMU LUT entry 503 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DFC0GFXMMU_LUT504L// GFXMMU LUT entry 504 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DFC4GFXMMU_LUT504H// GFXMMU LUT entry 504 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DFC8GFXMMU_LUT505L// GFXMMU LUT entry 505 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DFCCGFXMMU_LUT505H// GFXMMU LUT entry 505 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DFD0GFXMMU_LUT506L// GFXMMU LUT entry 506 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DFD4GFXMMU_LUT506H// GFXMMU LUT entry 506 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DFD8GFXMMU_LUT507L// GFXMMU LUT entry 507 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DFDCGFXMMU_LUT507H// GFXMMU LUT entry 507 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DFE0GFXMMU_LUT508L// GFXMMU LUT entry 508 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DFE4GFXMMU_LUT508H// GFXMMU LUT entry 508 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DFE8GFXMMU_LUT509L// GFXMMU LUT entry 509 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DFECGFXMMU_LUT509H// GFXMMU LUT entry 509 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DFF0GFXMMU_LUT510L// GFXMMU LUT entry 510 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DFF4GFXMMU_LUT510H// GFXMMU LUT entry 510 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002DFF8GFXMMU_LUT511L// GFXMMU LUT entry 511 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002DFFCGFXMMU_LUT511H// GFXMMU LUT entry 511 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E000GFXMMU_LUT512L// GFXMMU LUT entry 512 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E004GFXMMU_LUT512H// GFXMMU LUT entry 512 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E008GFXMMU_LUT513L// GFXMMU LUT entry 513 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E00CGFXMMU_LUT513H// GFXMMU LUT entry 513 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E010GFXMMU_LUT514L// GFXMMU LUT entry 514 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E014GFXMMU_LUT514H// GFXMMU LUT entry 514 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E018GFXMMU_LUT515L// GFXMMU LUT entry 515 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E01CGFXMMU_LUT515H// GFXMMU LUT entry 515 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E020GFXMMU_LUT516L// GFXMMU LUT entry 516 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E024GFXMMU_LUT516H// GFXMMU LUT entry 516 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E028GFXMMU_LUT517L// GFXMMU LUT entry 517 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E02CGFXMMU_LUT517H// GFXMMU LUT entry 517 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E030GFXMMU_LUT518L// GFXMMU LUT entry 518 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E034GFXMMU_LUT518H// GFXMMU LUT entry 518 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E038GFXMMU_LUT519L// GFXMMU LUT entry 519 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E03CGFXMMU_LUT519H// GFXMMU LUT entry 519 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E040GFXMMU_LUT520L// GFXMMU LUT entry 520 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E044GFXMMU_LUT520H// GFXMMU LUT entry 520 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E048GFXMMU_LUT521L// GFXMMU LUT entry 521 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E04CGFXMMU_LUT521H// GFXMMU LUT entry 521 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E050GFXMMU_LUT522L// GFXMMU LUT entry 522 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E054GFXMMU_LUT522H// GFXMMU LUT entry 522 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E058GFXMMU_LUT523L// GFXMMU LUT entry 523 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E05CGFXMMU_LUT523H// GFXMMU LUT entry 523 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E060GFXMMU_LUT524L// GFXMMU LUT entry 524 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E064GFXMMU_LUT524H// GFXMMU LUT entry 524 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E068GFXMMU_LUT525L// GFXMMU LUT entry 525 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E06CGFXMMU_LUT525H// GFXMMU LUT entry 525 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E070GFXMMU_LUT526L// GFXMMU LUT entry 526 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E074GFXMMU_LUT526H// GFXMMU LUT entry 526 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E078GFXMMU_LUT527L// GFXMMU LUT entry 527 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E07CGFXMMU_LUT527H// GFXMMU LUT entry 527 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E080GFXMMU_LUT528L// GFXMMU LUT entry 528 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E084GFXMMU_LUT528H// GFXMMU LUT entry 528 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E088GFXMMU_LUT529L// GFXMMU LUT entry 529 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E08CGFXMMU_LUT529H// GFXMMU LUT entry 529 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E090GFXMMU_LUT530L// GFXMMU LUT entry 530 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E094GFXMMU_LUT530H// GFXMMU LUT entry 530 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E098GFXMMU_LUT531L// GFXMMU LUT entry 531 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E09CGFXMMU_LUT531H// GFXMMU LUT entry 531 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E0A0GFXMMU_LUT532L// GFXMMU LUT entry 532 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E0A4GFXMMU_LUT532H// GFXMMU LUT entry 532 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E0A8GFXMMU_LUT533L// GFXMMU LUT entry 533 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E0ACGFXMMU_LUT533H// GFXMMU LUT entry 533 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E0B0GFXMMU_LUT534L// GFXMMU LUT entry 534 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E0B4GFXMMU_LUT534H// GFXMMU LUT entry 534 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E0B8GFXMMU_LUT535L// GFXMMU LUT entry 535 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E0BCGFXMMU_LUT535H// GFXMMU LUT entry 535 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E0C0GFXMMU_LUT536L// GFXMMU LUT entry 536 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E0C4GFXMMU_LUT536H// GFXMMU LUT entry 536 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E0C8GFXMMU_LUT537L// GFXMMU LUT entry 537 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E0CCGFXMMU_LUT537H// GFXMMU LUT entry 537 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E0D0GFXMMU_LUT538L// GFXMMU LUT entry 538 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E0D4GFXMMU_LUT538H// GFXMMU LUT entry 538 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E0D8GFXMMU_LUT539L// GFXMMU LUT entry 539 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E0DCGFXMMU_LUT539H// GFXMMU LUT entry 539 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E0E0GFXMMU_LUT540L// GFXMMU LUT entry 540 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E0E4GFXMMU_LUT540H// GFXMMU LUT entry 540 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E0E8GFXMMU_LUT541L// GFXMMU LUT entry 541 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E0ECGFXMMU_LUT541H// GFXMMU LUT entry 541 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E0F0GFXMMU_LUT542L// GFXMMU LUT entry 542 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E0F4GFXMMU_LUT542H// GFXMMU LUT entry 542 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E0F8GFXMMU_LUT543L// GFXMMU LUT entry 543 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E0FCGFXMMU_LUT543H// GFXMMU LUT entry 543 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E100GFXMMU_LUT544L// GFXMMU LUT entry 544 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E104GFXMMU_LUT544H// GFXMMU LUT entry 544 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E108GFXMMU_LUT545L// GFXMMU LUT entry 545 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E10CGFXMMU_LUT545H// GFXMMU LUT entry 545 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E110GFXMMU_LUT546L// GFXMMU LUT entry 546 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E114GFXMMU_LUT546H// GFXMMU LUT entry 546 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E118GFXMMU_LUT547L// GFXMMU LUT entry 547 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E11CGFXMMU_LUT547H// GFXMMU LUT entry 547 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E120GFXMMU_LUT548L// GFXMMU LUT entry 548 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E124GFXMMU_LUT548H// GFXMMU LUT entry 548 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E128GFXMMU_LUT549L// GFXMMU LUT entry 549 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E12CGFXMMU_LUT549H// GFXMMU LUT entry 549 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E130GFXMMU_LUT550L// GFXMMU LUT entry 550 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E134GFXMMU_LUT550H// GFXMMU LUT entry 550 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E138GFXMMU_LUT551L// GFXMMU LUT entry 551 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E13CGFXMMU_LUT551H// GFXMMU LUT entry 551 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E140GFXMMU_LUT552L// GFXMMU LUT entry 552 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E144GFXMMU_LUT552H// GFXMMU LUT entry 552 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E148GFXMMU_LUT553L// GFXMMU LUT entry 553 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E14CGFXMMU_LUT553H// GFXMMU LUT entry 553 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E150GFXMMU_LUT554L// GFXMMU LUT entry 554 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E154GFXMMU_LUT554H// GFXMMU LUT entry 554 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E158GFXMMU_LUT555L// GFXMMU LUT entry 555 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E15CGFXMMU_LUT555H// GFXMMU LUT entry 555 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E160GFXMMU_LUT556L// GFXMMU LUT entry 556 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E164GFXMMU_LUT556H// GFXMMU LUT entry 556 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E168GFXMMU_LUT557L// GFXMMU LUT entry 557 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E16CGFXMMU_LUT557H// GFXMMU LUT entry 557 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E170GFXMMU_LUT558L// GFXMMU LUT entry 558 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E174GFXMMU_LUT558H// GFXMMU LUT entry 558 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E178GFXMMU_LUT559L// GFXMMU LUT entry 559 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E17CGFXMMU_LUT559H// GFXMMU LUT entry 559 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E180GFXMMU_LUT560L// GFXMMU LUT entry 560 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E184GFXMMU_LUT560H// GFXMMU LUT entry 560 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E188GFXMMU_LUT561L// GFXMMU LUT entry 561 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E18CGFXMMU_LUT561H// GFXMMU LUT entry 561 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E190GFXMMU_LUT562L// GFXMMU LUT entry 562 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E194GFXMMU_LUT562H// GFXMMU LUT entry 562 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E198GFXMMU_LUT563L// GFXMMU LUT entry 563 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E19CGFXMMU_LUT563H// GFXMMU LUT entry 563 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E1A0GFXMMU_LUT564L// GFXMMU LUT entry 564 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E1A4GFXMMU_LUT564H// GFXMMU LUT entry 564 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E1A8GFXMMU_LUT565L// GFXMMU LUT entry 565 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E1ACGFXMMU_LUT565H// GFXMMU LUT entry 565 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E1B0GFXMMU_LUT566L// GFXMMU LUT entry 566 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E1B4GFXMMU_LUT566H// GFXMMU LUT entry 566 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E1B8GFXMMU_LUT567L// GFXMMU LUT entry 567 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E1BCGFXMMU_LUT567H// GFXMMU LUT entry 567 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E1C0GFXMMU_LUT568L// GFXMMU LUT entry 568 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E1C4GFXMMU_LUT568H// GFXMMU LUT entry 568 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E1C8GFXMMU_LUT569L// GFXMMU LUT entry 569 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E1CCGFXMMU_LUT569H// GFXMMU LUT entry 569 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E1D0GFXMMU_LUT570L// GFXMMU LUT entry 570 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E1D4GFXMMU_LUT570H// GFXMMU LUT entry 570 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E1D8GFXMMU_LUT571L// GFXMMU LUT entry 571 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E1DCGFXMMU_LUT571H// GFXMMU LUT entry 571 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E1E0GFXMMU_LUT572L// GFXMMU LUT entry 572 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E1E4GFXMMU_LUT572H// GFXMMU LUT entry 572 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E1E8GFXMMU_LUT573L// GFXMMU LUT entry 573 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E1ECGFXMMU_LUT573H// GFXMMU LUT entry 573 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E1F0GFXMMU_LUT574L// GFXMMU LUT entry 574 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E1F4GFXMMU_LUT574H// GFXMMU LUT entry 574 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E1F8GFXMMU_LUT575L// GFXMMU LUT entry 575 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E1FCGFXMMU_LUT575H// GFXMMU LUT entry 575 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E200GFXMMU_LUT576L// GFXMMU LUT entry 576 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E204GFXMMU_LUT576H// GFXMMU LUT entry 576 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E208GFXMMU_LUT577L// GFXMMU LUT entry 577 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E20CGFXMMU_LUT577H// GFXMMU LUT entry 577 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E210GFXMMU_LUT578L// GFXMMU LUT entry 578 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E214GFXMMU_LUT578H// GFXMMU LUT entry 578 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E218GFXMMU_LUT579L// GFXMMU LUT entry 579 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E21CGFXMMU_LUT579H// GFXMMU LUT entry 579 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E220GFXMMU_LUT580L// GFXMMU LUT entry 580 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E224GFXMMU_LUT580H// GFXMMU LUT entry 580 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E228GFXMMU_LUT581L// GFXMMU LUT entry 581 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E22CGFXMMU_LUT581H// GFXMMU LUT entry 581 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E230GFXMMU_LUT582L// GFXMMU LUT entry 582 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E234GFXMMU_LUT582H// GFXMMU LUT entry 582 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E238GFXMMU_LUT583L// GFXMMU LUT entry 583 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E23CGFXMMU_LUT583H// GFXMMU LUT entry 583 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E240GFXMMU_LUT584L// GFXMMU LUT entry 584 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E244GFXMMU_LUT584H// GFXMMU LUT entry 584 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E248GFXMMU_LUT585L// GFXMMU LUT entry 585 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E24CGFXMMU_LUT585H// GFXMMU LUT entry 585 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E250GFXMMU_LUT586L// GFXMMU LUT entry 586 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E254GFXMMU_LUT586H// GFXMMU LUT entry 586 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E258GFXMMU_LUT587L// GFXMMU LUT entry 587 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E25CGFXMMU_LUT587H// GFXMMU LUT entry 587 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E260GFXMMU_LUT588L// GFXMMU LUT entry 588 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E264GFXMMU_LUT588H// GFXMMU LUT entry 588 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E268GFXMMU_LUT589L// GFXMMU LUT entry 589 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E26CGFXMMU_LUT589H// GFXMMU LUT entry 589 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E270GFXMMU_LUT590L// GFXMMU LUT entry 590 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E274GFXMMU_LUT590H// GFXMMU LUT entry 590 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E278GFXMMU_LUT591L// GFXMMU LUT entry 591 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E27CGFXMMU_LUT591H// GFXMMU LUT entry 591 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E280GFXMMU_LUT592L// GFXMMU LUT entry 592 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E284GFXMMU_LUT592H// GFXMMU LUT entry 592 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E288GFXMMU_LUT593L// GFXMMU LUT entry 593 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E28CGFXMMU_LUT593H// GFXMMU LUT entry 593 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E290GFXMMU_LUT594L// GFXMMU LUT entry 594 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E294GFXMMU_LUT594H// GFXMMU LUT entry 594 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E298GFXMMU_LUT595L// GFXMMU LUT entry 595 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E29CGFXMMU_LUT595H// GFXMMU LUT entry 595 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E2A0GFXMMU_LUT596L// GFXMMU LUT entry 596 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E2A4GFXMMU_LUT596H// GFXMMU LUT entry 596 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E2A8GFXMMU_LUT597L// GFXMMU LUT entry 597 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E2ACGFXMMU_LUT597H// GFXMMU LUT entry 597 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E2B0GFXMMU_LUT598L// GFXMMU LUT entry 598 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E2B4GFXMMU_LUT598H// GFXMMU LUT entry 598 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E2B8GFXMMU_LUT599L// GFXMMU LUT entry 599 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E2BCGFXMMU_LUT599H// GFXMMU LUT entry 599 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E2C0GFXMMU_LUT600L// GFXMMU LUT entry 600 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E2C4GFXMMU_LUT600H// GFXMMU LUT entry 600 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E2C8GFXMMU_LUT601L// GFXMMU LUT entry 601 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E2CCGFXMMU_LUT601H// GFXMMU LUT entry 601 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E2D0GFXMMU_LUT602L// GFXMMU LUT entry 602 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E2D4GFXMMU_LUT602H// GFXMMU LUT entry 602 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E2D8GFXMMU_LUT603L// GFXMMU LUT entry 603 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E2DCGFXMMU_LUT603H// GFXMMU LUT entry 603 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E2E0GFXMMU_LUT604L// GFXMMU LUT entry 604 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E2E4GFXMMU_LUT604H// GFXMMU LUT entry 604 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E2E8GFXMMU_LUT605L// GFXMMU LUT entry 605 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E2ECGFXMMU_LUT605H// GFXMMU LUT entry 605 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E2F0GFXMMU_LUT606L// GFXMMU LUT entry 606 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E2F4GFXMMU_LUT606H// GFXMMU LUT entry 606 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E2F8GFXMMU_LUT607L// GFXMMU LUT entry 607 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E2FCGFXMMU_LUT607H// GFXMMU LUT entry 607 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E300GFXMMU_LUT608L// GFXMMU LUT entry 608 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E304GFXMMU_LUT608H// GFXMMU LUT entry 608 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E308GFXMMU_LUT609L// GFXMMU LUT entry 609 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E30CGFXMMU_LUT609H// GFXMMU LUT entry 609 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E310GFXMMU_LUT610L// GFXMMU LUT entry 610 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E314GFXMMU_LUT610H// GFXMMU LUT entry 610 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E318GFXMMU_LUT611L// GFXMMU LUT entry 611 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E31CGFXMMU_LUT611H// GFXMMU LUT entry 611 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E320GFXMMU_LUT612L// GFXMMU LUT entry 612 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E324GFXMMU_LUT612H// GFXMMU LUT entry 612 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E328GFXMMU_LUT613L// GFXMMU LUT entry 613 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E32CGFXMMU_LUT613H// GFXMMU LUT entry 613 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E330GFXMMU_LUT614L// GFXMMU LUT entry 614 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E334GFXMMU_LUT614H// GFXMMU LUT entry 614 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E338GFXMMU_LUT615L// GFXMMU LUT entry 615 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E33CGFXMMU_LUT615H// GFXMMU LUT entry 615 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E340GFXMMU_LUT616L// GFXMMU LUT entry 616 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E344GFXMMU_LUT616H// GFXMMU LUT entry 616 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E348GFXMMU_LUT617L// GFXMMU LUT entry 617 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E34CGFXMMU_LUT617H// GFXMMU LUT entry 617 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E350GFXMMU_LUT618L// GFXMMU LUT entry 618 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E354GFXMMU_LUT618H// GFXMMU LUT entry 618 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E358GFXMMU_LUT619L// GFXMMU LUT entry 619 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E35CGFXMMU_LUT619H// GFXMMU LUT entry 619 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E360GFXMMU_LUT620L// GFXMMU LUT entry 620 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E364GFXMMU_LUT620H// GFXMMU LUT entry 620 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E368GFXMMU_LUT621L// GFXMMU LUT entry 621 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E36CGFXMMU_LUT621H// GFXMMU LUT entry 621 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E370GFXMMU_LUT622L// GFXMMU LUT entry 622 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E374GFXMMU_LUT622H// GFXMMU LUT entry 622 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E378GFXMMU_LUT623L// GFXMMU LUT entry 623 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E37CGFXMMU_LUT623H// GFXMMU LUT entry 623 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E380GFXMMU_LUT624L// GFXMMU LUT entry 624 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E384GFXMMU_LUT624H// GFXMMU LUT entry 624 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E388GFXMMU_LUT625L// GFXMMU LUT entry 625 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E38CGFXMMU_LUT625H// GFXMMU LUT entry 625 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E390GFXMMU_LUT626L// GFXMMU LUT entry 626 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E394GFXMMU_LUT626H// GFXMMU LUT entry 626 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E398GFXMMU_LUT627L// GFXMMU LUT entry 627 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E39CGFXMMU_LUT627H// GFXMMU LUT entry 627 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E3A0GFXMMU_LUT628L// GFXMMU LUT entry 628 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E3A4GFXMMU_LUT628H// GFXMMU LUT entry 628 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E3A8GFXMMU_LUT629L// GFXMMU LUT entry 629 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E3ACGFXMMU_LUT629H// GFXMMU LUT entry 629 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E3B0GFXMMU_LUT630L// GFXMMU LUT entry 630 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E3B4GFXMMU_LUT630H// GFXMMU LUT entry 630 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E3B8GFXMMU_LUT631L// GFXMMU LUT entry 631 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E3BCGFXMMU_LUT631H// GFXMMU LUT entry 631 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E3C0GFXMMU_LUT632L// GFXMMU LUT entry 632 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E3C4GFXMMU_LUT632H// GFXMMU LUT entry 632 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E3C8GFXMMU_LUT633L// GFXMMU LUT entry 633 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E3CCGFXMMU_LUT633H// GFXMMU LUT entry 633 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E3D0GFXMMU_LUT634L// GFXMMU LUT entry 634 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E3D4GFXMMU_LUT634H// GFXMMU LUT entry 634 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E3D8GFXMMU_LUT635L// GFXMMU LUT entry 635 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E3DCGFXMMU_LUT635H// GFXMMU LUT entry 635 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E3E0GFXMMU_LUT636L// GFXMMU LUT entry 636 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E3E4GFXMMU_LUT636H// GFXMMU LUT entry 636 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E3E8GFXMMU_LUT637L// GFXMMU LUT entry 637 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E3ECGFXMMU_LUT637H// GFXMMU LUT entry 637 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E3F0GFXMMU_LUT638L// GFXMMU LUT entry 638 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E3F4GFXMMU_LUT638H// GFXMMU LUT entry 638 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E3F8GFXMMU_LUT639L// GFXMMU LUT entry 639 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E3FCGFXMMU_LUT639H// GFXMMU LUT entry 639 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E400GFXMMU_LUT640L// GFXMMU LUT entry 640 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E404GFXMMU_LUT640H// GFXMMU LUT entry 640 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E408GFXMMU_LUT641L// GFXMMU LUT entry 641 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E40CGFXMMU_LUT641H// GFXMMU LUT entry 641 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E410GFXMMU_LUT642L// GFXMMU LUT entry 642 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E414GFXMMU_LUT642H// GFXMMU LUT entry 642 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E418GFXMMU_LUT643L// GFXMMU LUT entry 643 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E41CGFXMMU_LUT643H// GFXMMU LUT entry 643 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E420GFXMMU_LUT644L// GFXMMU LUT entry 644 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E424GFXMMU_LUT644H// GFXMMU LUT entry 644 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E428GFXMMU_LUT645L// GFXMMU LUT entry 645 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E42CGFXMMU_LUT645H// GFXMMU LUT entry 645 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E430GFXMMU_LUT646L// GFXMMU LUT entry 646 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E434GFXMMU_LUT646H// GFXMMU LUT entry 646 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E438GFXMMU_LUT647L// GFXMMU LUT entry 647 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E43CGFXMMU_LUT647H// GFXMMU LUT entry 647 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E440GFXMMU_LUT648L// GFXMMU LUT entry 648 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E444GFXMMU_LUT648H// GFXMMU LUT entry 648 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E448GFXMMU_LUT649L// GFXMMU LUT entry 649 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E44CGFXMMU_LUT649H// GFXMMU LUT entry 649 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E450GFXMMU_LUT650L// GFXMMU LUT entry 650 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E454GFXMMU_LUT650H// GFXMMU LUT entry 650 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E458GFXMMU_LUT651L// GFXMMU LUT entry 651 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E45CGFXMMU_LUT651H// GFXMMU LUT entry 651 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E460GFXMMU_LUT652L// GFXMMU LUT entry 652 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E464GFXMMU_LUT652H// GFXMMU LUT entry 652 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E468GFXMMU_LUT653L// GFXMMU LUT entry 653 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E46CGFXMMU_LUT653H// GFXMMU LUT entry 653 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E470GFXMMU_LUT654L// GFXMMU LUT entry 654 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E474GFXMMU_LUT654H// GFXMMU LUT entry 654 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E478GFXMMU_LUT655L// GFXMMU LUT entry 655 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E47CGFXMMU_LUT655H// GFXMMU LUT entry 655 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E480GFXMMU_LUT656L// GFXMMU LUT entry 656 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E484GFXMMU_LUT656H// GFXMMU LUT entry 656 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E488GFXMMU_LUT657L// GFXMMU LUT entry 657 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E48CGFXMMU_LUT657H// GFXMMU LUT entry 657 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E490GFXMMU_LUT658L// GFXMMU LUT entry 658 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E494GFXMMU_LUT658H// GFXMMU LUT entry 658 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E498GFXMMU_LUT659L// GFXMMU LUT entry 659 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E49CGFXMMU_LUT659H// GFXMMU LUT entry 659 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E4A0GFXMMU_LUT660L// GFXMMU LUT entry 660 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E4A4GFXMMU_LUT660H// GFXMMU LUT entry 660 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E4A8GFXMMU_LUT661L// GFXMMU LUT entry 661 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E4ACGFXMMU_LUT661H// GFXMMU LUT entry 661 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E4B0GFXMMU_LUT662L// GFXMMU LUT entry 662 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E4B4GFXMMU_LUT662H// GFXMMU LUT entry 662 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E4B8GFXMMU_LUT663L// GFXMMU LUT entry 663 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E4BCGFXMMU_LUT663H// GFXMMU LUT entry 663 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E4C0GFXMMU_LUT664L// GFXMMU LUT entry 664 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E4C4GFXMMU_LUT664H// GFXMMU LUT entry 664 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E4C8GFXMMU_LUT665L// GFXMMU LUT entry 665 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E4CCGFXMMU_LUT665H// GFXMMU LUT entry 665 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E4D0GFXMMU_LUT666L// GFXMMU LUT entry 666 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E4D4GFXMMU_LUT666H// GFXMMU LUT entry 666 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E4D8GFXMMU_LUT667L// GFXMMU LUT entry 667 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E4DCGFXMMU_LUT667H// GFXMMU LUT entry 667 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E4E0GFXMMU_LUT668L// GFXMMU LUT entry 668 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E4E4GFXMMU_LUT668H// GFXMMU LUT entry 668 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E4E8GFXMMU_LUT669L// GFXMMU LUT entry 669 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E4ECGFXMMU_LUT669H// GFXMMU LUT entry 669 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E4F0GFXMMU_LUT670L// GFXMMU LUT entry 670 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E4F4GFXMMU_LUT670H// GFXMMU LUT entry 670 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E4F8GFXMMU_LUT671L// GFXMMU LUT entry 671 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E4FCGFXMMU_LUT671H// GFXMMU LUT entry 671 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E500GFXMMU_LUT672L// GFXMMU LUT entry 672 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E504GFXMMU_LUT672H// GFXMMU LUT entry 672 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E508GFXMMU_LUT673L// GFXMMU LUT entry 673 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E50CGFXMMU_LUT673H// GFXMMU LUT entry 673 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E510GFXMMU_LUT674L// GFXMMU LUT entry 674 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E514GFXMMU_LUT674H// GFXMMU LUT entry 674 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E518GFXMMU_LUT675L// GFXMMU LUT entry 675 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E51CGFXMMU_LUT675H// GFXMMU LUT entry 675 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E520GFXMMU_LUT676L// GFXMMU LUT entry 676 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E524GFXMMU_LUT676H// GFXMMU LUT entry 676 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E528GFXMMU_LUT677L// GFXMMU LUT entry 677 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E52CGFXMMU_LUT677H// GFXMMU LUT entry 677 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E530GFXMMU_LUT678L// GFXMMU LUT entry 678 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E534GFXMMU_LUT678H// GFXMMU LUT entry 678 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E538GFXMMU_LUT679L// GFXMMU LUT entry 679 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E53CGFXMMU_LUT679H// GFXMMU LUT entry 679 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E540GFXMMU_LUT680L// GFXMMU LUT entry 680 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E544GFXMMU_LUT680H// GFXMMU LUT entry 680 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E548GFXMMU_LUT681L// GFXMMU LUT entry 681 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E54CGFXMMU_LUT681H// GFXMMU LUT entry 681 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E550GFXMMU_LUT682L// GFXMMU LUT entry 682 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E554GFXMMU_LUT682H// GFXMMU LUT entry 682 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E558GFXMMU_LUT683L// GFXMMU LUT entry 683 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E55CGFXMMU_LUT683H// GFXMMU LUT entry 683 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E560GFXMMU_LUT684L// GFXMMU LUT entry 684 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E564GFXMMU_LUT684H// GFXMMU LUT entry 684 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E568GFXMMU_LUT685L// GFXMMU LUT entry 685 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E56CGFXMMU_LUT685H// GFXMMU LUT entry 685 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E570GFXMMU_LUT686L// GFXMMU LUT entry 686 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E574GFXMMU_LUT686H// GFXMMU LUT entry 686 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E578GFXMMU_LUT687L// GFXMMU LUT entry 687 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E57CGFXMMU_LUT687H// GFXMMU LUT entry 687 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E580GFXMMU_LUT688L// GFXMMU LUT entry 688 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E584GFXMMU_LUT688H// GFXMMU LUT entry 688 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E588GFXMMU_LUT689L// GFXMMU LUT entry 689 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E58CGFXMMU_LUT689H// GFXMMU LUT entry 689 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E590GFXMMU_LUT690L// GFXMMU LUT entry 690 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E594GFXMMU_LUT690H// GFXMMU LUT entry 690 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E598GFXMMU_LUT691L// GFXMMU LUT entry 691 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E59CGFXMMU_LUT691H// GFXMMU LUT entry 691 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E5A0GFXMMU_LUT692L// GFXMMU LUT entry 692 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E5A4GFXMMU_LUT692H// GFXMMU LUT entry 692 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E5A8GFXMMU_LUT693L// GFXMMU LUT entry 693 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E5ACGFXMMU_LUT693H// GFXMMU LUT entry 693 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E5B0GFXMMU_LUT694L// GFXMMU LUT entry 694 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E5B4GFXMMU_LUT694H// GFXMMU LUT entry 694 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E5B8GFXMMU_LUT695L// GFXMMU LUT entry 695 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E5BCGFXMMU_LUT695H// GFXMMU LUT entry 695 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E5C0GFXMMU_LUT696L// GFXMMU LUT entry 696 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E5C4GFXMMU_LUT696H// GFXMMU LUT entry 696 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E5C8GFXMMU_LUT697L// GFXMMU LUT entry 697 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E5CCGFXMMU_LUT697H// GFXMMU LUT entry 697 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E5D0GFXMMU_LUT698L// GFXMMU LUT entry 698 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E5D4GFXMMU_LUT698H// GFXMMU LUT entry 698 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E5D8GFXMMU_LUT699L// GFXMMU LUT entry 699 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E5DCGFXMMU_LUT699H// GFXMMU LUT entry 699 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E5E0GFXMMU_LUT700L// GFXMMU LUT entry 700 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E5E4GFXMMU_LUT700H// GFXMMU LUT entry 700 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E5E8GFXMMU_LUT701L// GFXMMU LUT entry 701 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E5ECGFXMMU_LUT701H// GFXMMU LUT entry 701 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E5F0GFXMMU_LUT702L// GFXMMU LUT entry 702 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E5F4GFXMMU_LUT702H// GFXMMU LUT entry 702 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E5F8GFXMMU_LUT703L// GFXMMU LUT entry 703 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E5FCGFXMMU_LUT703H// GFXMMU LUT entry 703 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E600GFXMMU_LUT704L// GFXMMU LUT entry 704 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E604GFXMMU_LUT704H// GFXMMU LUT entry 704 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E608GFXMMU_LUT705L// GFXMMU LUT entry 705 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E60CGFXMMU_LUT705H// GFXMMU LUT entry 705 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E610GFXMMU_LUT706L// GFXMMU LUT entry 706 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E614GFXMMU_LUT706H// GFXMMU LUT entry 706 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E618GFXMMU_LUT707L// GFXMMU LUT entry 707 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E61CGFXMMU_LUT707H// GFXMMU LUT entry 707 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E620GFXMMU_LUT708L// GFXMMU LUT entry 708 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E624GFXMMU_LUT708H// GFXMMU LUT entry 708 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E628GFXMMU_LUT709L// GFXMMU LUT entry 709 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E62CGFXMMU_LUT709H// GFXMMU LUT entry 709 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E630GFXMMU_LUT710L// GFXMMU LUT entry 710 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E634GFXMMU_LUT710H// GFXMMU LUT entry 710 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E638GFXMMU_LUT711L// GFXMMU LUT entry 711 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E63CGFXMMU_LUT711H// GFXMMU LUT entry 711 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E640GFXMMU_LUT712L// GFXMMU LUT entry 712 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E644GFXMMU_LUT712H// GFXMMU LUT entry 712 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E648GFXMMU_LUT713L// GFXMMU LUT entry 713 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E64CGFXMMU_LUT713H// GFXMMU LUT entry 713 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E650GFXMMU_LUT714L// GFXMMU LUT entry 714 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E654GFXMMU_LUT714H// GFXMMU LUT entry 714 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E658GFXMMU_LUT715L// GFXMMU LUT entry 715 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E65CGFXMMU_LUT715H// GFXMMU LUT entry 715 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E660GFXMMU_LUT716L// GFXMMU LUT entry 716 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E664GFXMMU_LUT716H// GFXMMU LUT entry 716 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E668GFXMMU_LUT717L// GFXMMU LUT entry 717 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E66CGFXMMU_LUT717H// GFXMMU LUT entry 717 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E670GFXMMU_LUT718L// GFXMMU LUT entry 718 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E674GFXMMU_LUT718H// GFXMMU LUT entry 718 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E678GFXMMU_LUT719L// GFXMMU LUT entry 719 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E67CGFXMMU_LUT719H// GFXMMU LUT entry 719 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E680GFXMMU_LUT720L// GFXMMU LUT entry 720 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E684GFXMMU_LUT720H// GFXMMU LUT entry 720 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E688GFXMMU_LUT721L// GFXMMU LUT entry 721 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E68CGFXMMU_LUT721H// GFXMMU LUT entry 721 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E690GFXMMU_LUT722L// GFXMMU LUT entry 722 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E694GFXMMU_LUT722H// GFXMMU LUT entry 722 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E698GFXMMU_LUT723L// GFXMMU LUT entry 723 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E69CGFXMMU_LUT723H// GFXMMU LUT entry 723 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E6A0GFXMMU_LUT724L// GFXMMU LUT entry 724 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E6A4GFXMMU_LUT724H// GFXMMU LUT entry 724 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E6A8GFXMMU_LUT725L// GFXMMU LUT entry 725 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E6ACGFXMMU_LUT725H// GFXMMU LUT entry 725 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E6B0GFXMMU_LUT726L// GFXMMU LUT entry 726 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E6B4GFXMMU_LUT726H// GFXMMU LUT entry 726 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E6B8GFXMMU_LUT727L// GFXMMU LUT entry 727 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E6BCGFXMMU_LUT727H// GFXMMU LUT entry 727 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E6C0GFXMMU_LUT728L// GFXMMU LUT entry 728 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E6C4GFXMMU_LUT728H// GFXMMU LUT entry 728 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E6C8GFXMMU_LUT729L// GFXMMU LUT entry 729 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E6CCGFXMMU_LUT729H// GFXMMU LUT entry 729 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E6D0GFXMMU_LUT730L// GFXMMU LUT entry 730 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E6D4GFXMMU_LUT730H// GFXMMU LUT entry 730 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E6D8GFXMMU_LUT731L// GFXMMU LUT entry 731 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E6DCGFXMMU_LUT731H// GFXMMU LUT entry 731 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E6E0GFXMMU_LUT732L// GFXMMU LUT entry 732 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E6E4GFXMMU_LUT732H// GFXMMU LUT entry 732 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E6E8GFXMMU_LUT733L// GFXMMU LUT entry 733 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E6ECGFXMMU_LUT733H// GFXMMU LUT entry 733 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E6F0GFXMMU_LUT734L// GFXMMU LUT entry 734 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E6F4GFXMMU_LUT734H// GFXMMU LUT entry 734 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E6F8GFXMMU_LUT735L// GFXMMU LUT entry 735 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E6FCGFXMMU_LUT735H// GFXMMU LUT entry 735 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E700GFXMMU_LUT736L// GFXMMU LUT entry 736 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E704GFXMMU_LUT736H// GFXMMU LUT entry 736 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E708GFXMMU_LUT737L// GFXMMU LUT entry 737 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E70CGFXMMU_LUT737H// GFXMMU LUT entry 737 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E710GFXMMU_LUT738L// GFXMMU LUT entry 738 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E714GFXMMU_LUT738H// GFXMMU LUT entry 738 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E718GFXMMU_LUT739L// GFXMMU LUT entry 739 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E71CGFXMMU_LUT739H// GFXMMU LUT entry 739 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E720GFXMMU_LUT740L// GFXMMU LUT entry 740 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E724GFXMMU_LUT740H// GFXMMU LUT entry 740 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E728GFXMMU_LUT741L// GFXMMU LUT entry 741 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E72CGFXMMU_LUT741H// GFXMMU LUT entry 741 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E730GFXMMU_LUT742L// GFXMMU LUT entry 742 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E734GFXMMU_LUT742H// GFXMMU LUT entry 742 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E738GFXMMU_LUT743L// GFXMMU LUT entry 743 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E73CGFXMMU_LUT743H// GFXMMU LUT entry 743 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E740GFXMMU_LUT744L// GFXMMU LUT entry 744 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E744GFXMMU_LUT744H// GFXMMU LUT entry 744 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E748GFXMMU_LUT745L// GFXMMU LUT entry 745 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E74CGFXMMU_LUT745H// GFXMMU LUT entry 745 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E750GFXMMU_LUT746L// GFXMMU LUT entry 746 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E754GFXMMU_LUT746H// GFXMMU LUT entry 746 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E758GFXMMU_LUT747L// GFXMMU LUT entry 747 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E75CGFXMMU_LUT747H// GFXMMU LUT entry 747 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E760GFXMMU_LUT748L// GFXMMU LUT entry 748 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E764GFXMMU_LUT748H// GFXMMU LUT entry 748 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E768GFXMMU_LUT749L// GFXMMU LUT entry 749 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E76CGFXMMU_LUT749H// GFXMMU LUT entry 749 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E770GFXMMU_LUT750L// GFXMMU LUT entry 750 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E774GFXMMU_LUT750H// GFXMMU LUT entry 750 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E778GFXMMU_LUT751L// GFXMMU LUT entry 751 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E77CGFXMMU_LUT751H// GFXMMU LUT entry 751 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E780GFXMMU_LUT752L// GFXMMU LUT entry 752 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E784GFXMMU_LUT752H// GFXMMU LUT entry 752 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E788GFXMMU_LUT753L// GFXMMU LUT entry 753 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E78CGFXMMU_LUT753H// GFXMMU LUT entry 753 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E790GFXMMU_LUT754L// GFXMMU LUT entry 754 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E794GFXMMU_LUT754H// GFXMMU LUT entry 754 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E798GFXMMU_LUT755L// GFXMMU LUT entry 755 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E79CGFXMMU_LUT755H// GFXMMU LUT entry 755 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E7A0GFXMMU_LUT756L// GFXMMU LUT entry 756 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E7A4GFXMMU_LUT756H// GFXMMU LUT entry 756 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E7A8GFXMMU_LUT757L// GFXMMU LUT entry 757 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E7ACGFXMMU_LUT757H// GFXMMU LUT entry 757 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E7B0GFXMMU_LUT758L// GFXMMU LUT entry 758 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E7B4GFXMMU_LUT758H// GFXMMU LUT entry 758 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E7B8GFXMMU_LUT759L// GFXMMU LUT entry 759 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E7BCGFXMMU_LUT759H// GFXMMU LUT entry 759 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E7C0GFXMMU_LUT760L// GFXMMU LUT entry 760 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E7C4GFXMMU_LUT760H// GFXMMU LUT entry 760 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E7C8GFXMMU_LUT761L// GFXMMU LUT entry 761 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E7CCGFXMMU_LUT761H// GFXMMU LUT entry 761 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E7D0GFXMMU_LUT762L// GFXMMU LUT entry 762 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E7D4GFXMMU_LUT762H// GFXMMU LUT entry 762 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E7D8GFXMMU_LUT763L// GFXMMU LUT entry 763 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E7DCGFXMMU_LUT763H// GFXMMU LUT entry 763 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E7E0GFXMMU_LUT764L// GFXMMU LUT entry 764 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E7E4GFXMMU_LUT764H// GFXMMU LUT entry 764 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E7E8GFXMMU_LUT765L// GFXMMU LUT entry 765 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E7ECGFXMMU_LUT765H// GFXMMU LUT entry 765 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E7F0GFXMMU_LUT766L// GFXMMU LUT entry 766 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E7F4GFXMMU_LUT766H// GFXMMU LUT entry 766 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E7F8GFXMMU_LUT767L// GFXMMU LUT entry 767 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E7FCGFXMMU_LUT767H// GFXMMU LUT entry 767 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E800GFXMMU_LUT768L// GFXMMU LUT entry 768 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E804GFXMMU_LUT768H// GFXMMU LUT entry 768 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E808GFXMMU_LUT769L// GFXMMU LUT entry 769 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E80CGFXMMU_LUT769H// GFXMMU LUT entry 769 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E810GFXMMU_LUT770L// GFXMMU LUT entry 770 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E814GFXMMU_LUT770H// GFXMMU LUT entry 770 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E818GFXMMU_LUT771L// GFXMMU LUT entry 771 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E81CGFXMMU_LUT771H// GFXMMU LUT entry 771 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E820GFXMMU_LUT772L// GFXMMU LUT entry 772 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E824GFXMMU_LUT772H// GFXMMU LUT entry 772 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E828GFXMMU_LUT773L// GFXMMU LUT entry 773 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E82CGFXMMU_LUT773H// GFXMMU LUT entry 773 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E830GFXMMU_LUT774L// GFXMMU LUT entry 774 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E834GFXMMU_LUT774H// GFXMMU LUT entry 774 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E838GFXMMU_LUT775L// GFXMMU LUT entry 775 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E83CGFXMMU_LUT775H// GFXMMU LUT entry 775 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E840GFXMMU_LUT776L// GFXMMU LUT entry 776 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E844GFXMMU_LUT776H// GFXMMU LUT entry 776 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E848GFXMMU_LUT777L// GFXMMU LUT entry 777 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E84CGFXMMU_LUT777H// GFXMMU LUT entry 777 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E850GFXMMU_LUT778L// GFXMMU LUT entry 778 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E854GFXMMU_LUT778H// GFXMMU LUT entry 778 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E858GFXMMU_LUT779L// GFXMMU LUT entry 779 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E85CGFXMMU_LUT779H// GFXMMU LUT entry 779 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E860GFXMMU_LUT780L// GFXMMU LUT entry 780 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E864GFXMMU_LUT780H// GFXMMU LUT entry 780 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E868GFXMMU_LUT781L// GFXMMU LUT entry 781 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E86CGFXMMU_LUT781H// GFXMMU LUT entry 781 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E870GFXMMU_LUT782L// GFXMMU LUT entry 782 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E874GFXMMU_LUT782H// GFXMMU LUT entry 782 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E878GFXMMU_LUT783L// GFXMMU LUT entry 783 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E87CGFXMMU_LUT783H// GFXMMU LUT entry 783 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E880GFXMMU_LUT784L// GFXMMU LUT entry 784 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E884GFXMMU_LUT784H// GFXMMU LUT entry 784 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E888GFXMMU_LUT785L// GFXMMU LUT entry 785 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E88CGFXMMU_LUT785H// GFXMMU LUT entry 785 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E890GFXMMU_LUT786L// GFXMMU LUT entry 786 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E894GFXMMU_LUT786H// GFXMMU LUT entry 786 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E898GFXMMU_LUT787L// GFXMMU LUT entry 787 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E89CGFXMMU_LUT787H// GFXMMU LUT entry 787 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E8A0GFXMMU_LUT788L// GFXMMU LUT entry 788 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E8A4GFXMMU_LUT788H// GFXMMU LUT entry 788 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E8A8GFXMMU_LUT789L// GFXMMU LUT entry 789 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E8ACGFXMMU_LUT789H// GFXMMU LUT entry 789 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E8B0GFXMMU_LUT790L// GFXMMU LUT entry 790 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E8B4GFXMMU_LUT790H// GFXMMU LUT entry 790 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E8B8GFXMMU_LUT791L// GFXMMU LUT entry 791 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E8BCGFXMMU_LUT791H// GFXMMU LUT entry 791 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E8C0GFXMMU_LUT792L// GFXMMU LUT entry 792 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E8C4GFXMMU_LUT792H// GFXMMU LUT entry 792 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E8C8GFXMMU_LUT793L// GFXMMU LUT entry 793 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E8CCGFXMMU_LUT793H// GFXMMU LUT entry 793 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E8D0GFXMMU_LUT794L// GFXMMU LUT entry 794 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E8D4GFXMMU_LUT794H// GFXMMU LUT entry 794 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E8D8GFXMMU_LUT795L// GFXMMU LUT entry 795 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E8DCGFXMMU_LUT795H// GFXMMU LUT entry 795 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E8E0GFXMMU_LUT796L// GFXMMU LUT entry 796 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E8E4GFXMMU_LUT796H// GFXMMU LUT entry 796 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E8E8GFXMMU_LUT797L// GFXMMU LUT entry 797 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E8ECGFXMMU_LUT797H// GFXMMU LUT entry 797 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E8F0GFXMMU_LUT798L// GFXMMU LUT entry 798 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E8F4GFXMMU_LUT798H// GFXMMU LUT entry 798 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E8F8GFXMMU_LUT799L// GFXMMU LUT entry 799 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E8FCGFXMMU_LUT799H// GFXMMU LUT entry 799 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E900GFXMMU_LUT800L// GFXMMU LUT entry 800 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E904GFXMMU_LUT800H// GFXMMU LUT entry 800 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E908GFXMMU_LUT801L// GFXMMU LUT entry 801 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E90CGFXMMU_LUT801H// GFXMMU LUT entry 801 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E910GFXMMU_LUT802L// GFXMMU LUT entry 802 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E914GFXMMU_LUT802H// GFXMMU LUT entry 802 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E918GFXMMU_LUT803L// GFXMMU LUT entry 803 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E91CGFXMMU_LUT803H// GFXMMU LUT entry 803 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E920GFXMMU_LUT804L// GFXMMU LUT entry 804 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E924GFXMMU_LUT804H// GFXMMU LUT entry 804 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E928GFXMMU_LUT805L// GFXMMU LUT entry 805 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E92CGFXMMU_LUT805H// GFXMMU LUT entry 805 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E930GFXMMU_LUT806L// GFXMMU LUT entry 806 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E934GFXMMU_LUT806H// GFXMMU LUT entry 806 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E938GFXMMU_LUT807L// GFXMMU LUT entry 807 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E93CGFXMMU_LUT807H// GFXMMU LUT entry 807 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E940GFXMMU_LUT808L// GFXMMU LUT entry 808 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E944GFXMMU_LUT808H// GFXMMU LUT entry 808 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E948GFXMMU_LUT809L// GFXMMU LUT entry 809 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E94CGFXMMU_LUT809H// GFXMMU LUT entry 809 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E950GFXMMU_LUT810L// GFXMMU LUT entry 810 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E954GFXMMU_LUT810H// GFXMMU LUT entry 810 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E958GFXMMU_LUT811L// GFXMMU LUT entry 811 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E95CGFXMMU_LUT811H// GFXMMU LUT entry 811 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E960GFXMMU_LUT812L// GFXMMU LUT entry 812 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E964GFXMMU_LUT812H// GFXMMU LUT entry 812 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E968GFXMMU_LUT813L// GFXMMU LUT entry 813 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E96CGFXMMU_LUT813H// GFXMMU LUT entry 813 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E970GFXMMU_LUT814L// GFXMMU LUT entry 814 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E974GFXMMU_LUT814H// GFXMMU LUT entry 814 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E978GFXMMU_LUT815L// GFXMMU LUT entry 815 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E97CGFXMMU_LUT815H// GFXMMU LUT entry 815 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E980GFXMMU_LUT816L// GFXMMU LUT entry 816 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E984GFXMMU_LUT816H// GFXMMU LUT entry 816 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E988GFXMMU_LUT817L// GFXMMU LUT entry 817 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E98CGFXMMU_LUT817H// GFXMMU LUT entry 817 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E990GFXMMU_LUT818L// GFXMMU LUT entry 818 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E994GFXMMU_LUT818H// GFXMMU LUT entry 818 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E998GFXMMU_LUT819L// GFXMMU LUT entry 819 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E99CGFXMMU_LUT819H// GFXMMU LUT entry 819 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E9A0GFXMMU_LUT820L// GFXMMU LUT entry 820 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E9A4GFXMMU_LUT820H// GFXMMU LUT entry 820 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E9A8GFXMMU_LUT821L// GFXMMU LUT entry 821 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E9ACGFXMMU_LUT821H// GFXMMU LUT entry 821 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E9B0GFXMMU_LUT822L// GFXMMU LUT entry 822 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E9B4GFXMMU_LUT822H// GFXMMU LUT entry 822 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E9B8GFXMMU_LUT823L// GFXMMU LUT entry 823 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E9BCGFXMMU_LUT823H// GFXMMU LUT entry 823 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E9C0GFXMMU_LUT824L// GFXMMU LUT entry 824 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E9C4GFXMMU_LUT824H// GFXMMU LUT entry 824 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E9C8GFXMMU_LUT825L// GFXMMU LUT entry 825 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E9CCGFXMMU_LUT825H// GFXMMU LUT entry 825 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E9D0GFXMMU_LUT826L// GFXMMU LUT entry 826 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E9D4GFXMMU_LUT826H// GFXMMU LUT entry 826 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E9D8GFXMMU_LUT827L// GFXMMU LUT entry 827 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E9DCGFXMMU_LUT827H// GFXMMU LUT entry 827 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E9E0GFXMMU_LUT828L// GFXMMU LUT entry 828 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E9E4GFXMMU_LUT828H// GFXMMU LUT entry 828 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E9E8GFXMMU_LUT829L// GFXMMU LUT entry 829 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E9ECGFXMMU_LUT829H// GFXMMU LUT entry 829 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E9F0GFXMMU_LUT830L// GFXMMU LUT entry 830 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E9F4GFXMMU_LUT830H// GFXMMU LUT entry 830 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002E9F8GFXMMU_LUT831L// GFXMMU LUT entry 831 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002E9FCGFXMMU_LUT831H// GFXMMU LUT entry 831 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA00GFXMMU_LUT832L// GFXMMU LUT entry 832 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA04GFXMMU_LUT832H// GFXMMU LUT entry 832 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA08GFXMMU_LUT833L// GFXMMU LUT entry 833 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA0CGFXMMU_LUT833H// GFXMMU LUT entry 833 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA10GFXMMU_LUT834L// GFXMMU LUT entry 834 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA14GFXMMU_LUT834H// GFXMMU LUT entry 834 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA18GFXMMU_LUT835L// GFXMMU LUT entry 835 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA1CGFXMMU_LUT835H// GFXMMU LUT entry 835 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA20GFXMMU_LUT836L// GFXMMU LUT entry 836 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA24GFXMMU_LUT836H// GFXMMU LUT entry 836 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA28GFXMMU_LUT837L// GFXMMU LUT entry 837 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA2CGFXMMU_LUT837H// GFXMMU LUT entry 837 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA30GFXMMU_LUT838L// GFXMMU LUT entry 838 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA34GFXMMU_LUT838H// GFXMMU LUT entry 838 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA38GFXMMU_LUT839L// GFXMMU LUT entry 839 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA3CGFXMMU_LUT839H// GFXMMU LUT entry 839 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA40GFXMMU_LUT840L// GFXMMU LUT entry 840 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA44GFXMMU_LUT840H// GFXMMU LUT entry 840 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA48GFXMMU_LUT841L// GFXMMU LUT entry 841 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA4CGFXMMU_LUT841H// GFXMMU LUT entry 841 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA50GFXMMU_LUT842L// GFXMMU LUT entry 842 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA54GFXMMU_LUT842H// GFXMMU LUT entry 842 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA58GFXMMU_LUT843L// GFXMMU LUT entry 843 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA5CGFXMMU_LUT843H// GFXMMU LUT entry 843 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA60GFXMMU_LUT844L// GFXMMU LUT entry 844 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA64GFXMMU_LUT844H// GFXMMU LUT entry 844 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA68GFXMMU_LUT845L// GFXMMU LUT entry 845 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA6CGFXMMU_LUT845H// GFXMMU LUT entry 845 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA70GFXMMU_LUT846L// GFXMMU LUT entry 846 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA74GFXMMU_LUT846H// GFXMMU LUT entry 846 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA78GFXMMU_LUT847L// GFXMMU LUT entry 847 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA7CGFXMMU_LUT847H// GFXMMU LUT entry 847 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA80GFXMMU_LUT848L// GFXMMU LUT entry 848 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA84GFXMMU_LUT848H// GFXMMU LUT entry 848 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA88GFXMMU_LUT849L// GFXMMU LUT entry 849 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA8CGFXMMU_LUT849H// GFXMMU LUT entry 849 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA90GFXMMU_LUT850L// GFXMMU LUT entry 850 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA94GFXMMU_LUT850H// GFXMMU LUT entry 850 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EA98GFXMMU_LUT851L// GFXMMU LUT entry 851 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EA9CGFXMMU_LUT851H// GFXMMU LUT entry 851 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EAA0GFXMMU_LUT852L// GFXMMU LUT entry 852 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EAA4GFXMMU_LUT852H// GFXMMU LUT entry 852 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EAA8GFXMMU_LUT853L// GFXMMU LUT entry 853 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EAACGFXMMU_LUT853H// GFXMMU LUT entry 853 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EAB0GFXMMU_LUT854L// GFXMMU LUT entry 854 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EAB4GFXMMU_LUT854H// GFXMMU LUT entry 854 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EAB8GFXMMU_LUT855L// GFXMMU LUT entry 855 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EABCGFXMMU_LUT855H// GFXMMU LUT entry 855 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EAC0GFXMMU_LUT856L// GFXMMU LUT entry 856 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EAC4GFXMMU_LUT856H// GFXMMU LUT entry 856 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EAC8GFXMMU_LUT857L// GFXMMU LUT entry 857 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EACCGFXMMU_LUT857H// GFXMMU LUT entry 857 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EAD0GFXMMU_LUT858L// GFXMMU LUT entry 858 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EAD4GFXMMU_LUT858H// GFXMMU LUT entry 858 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EAD8GFXMMU_LUT859L// GFXMMU LUT entry 859 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EADCGFXMMU_LUT859H// GFXMMU LUT entry 859 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EAE0GFXMMU_LUT860L// GFXMMU LUT entry 860 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EAE4GFXMMU_LUT860H// GFXMMU LUT entry 860 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EAE8GFXMMU_LUT861L// GFXMMU LUT entry 861 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EAECGFXMMU_LUT861H// GFXMMU LUT entry 861 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EAF0GFXMMU_LUT862L// GFXMMU LUT entry 862 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EAF4GFXMMU_LUT862H// GFXMMU LUT entry 862 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EAF8GFXMMU_LUT863L// GFXMMU LUT entry 863 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EAFCGFXMMU_LUT863H// GFXMMU LUT entry 863 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB00GFXMMU_LUT864L// GFXMMU LUT entry 864 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB04GFXMMU_LUT864H// GFXMMU LUT entry 864 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB08GFXMMU_LUT865L// GFXMMU LUT entry 865 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB0CGFXMMU_LUT865H// GFXMMU LUT entry 865 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB10GFXMMU_LUT866L// GFXMMU LUT entry 866 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB14GFXMMU_LUT866H// GFXMMU LUT entry 866 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB18GFXMMU_LUT867L// GFXMMU LUT entry 867 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB1CGFXMMU_LUT867H// GFXMMU LUT entry 867 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB20GFXMMU_LUT868L// GFXMMU LUT entry 868 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB24GFXMMU_LUT868H// GFXMMU LUT entry 868 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB28GFXMMU_LUT869L// GFXMMU LUT entry 869 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB2CGFXMMU_LUT869H// GFXMMU LUT entry 869 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB30GFXMMU_LUT870L// GFXMMU LUT entry 870 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB34GFXMMU_LUT870H// GFXMMU LUT entry 870 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB38GFXMMU_LUT871L// GFXMMU LUT entry 871 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB3CGFXMMU_LUT871H// GFXMMU LUT entry 871 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB40GFXMMU_LUT872L// GFXMMU LUT entry 872 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB44GFXMMU_LUT872H// GFXMMU LUT entry 872 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB48GFXMMU_LUT873L// GFXMMU LUT entry 873 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB4CGFXMMU_LUT873H// GFXMMU LUT entry 873 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB50GFXMMU_LUT874L// GFXMMU LUT entry 874 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB54GFXMMU_LUT874H// GFXMMU LUT entry 874 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB58GFXMMU_LUT875L// GFXMMU LUT entry 875 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB5CGFXMMU_LUT875H// GFXMMU LUT entry 875 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB60GFXMMU_LUT876L// GFXMMU LUT entry 876 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB64GFXMMU_LUT876H// GFXMMU LUT entry 876 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB68GFXMMU_LUT877L// GFXMMU LUT entry 877 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB6CGFXMMU_LUT877H// GFXMMU LUT entry 877 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB70GFXMMU_LUT878L// GFXMMU LUT entry 878 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB74GFXMMU_LUT878H// GFXMMU LUT entry 878 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB78GFXMMU_LUT879L// GFXMMU LUT entry 879 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB7CGFXMMU_LUT879H// GFXMMU LUT entry 879 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB80GFXMMU_LUT880L// GFXMMU LUT entry 880 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB84GFXMMU_LUT880H// GFXMMU LUT entry 880 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB88GFXMMU_LUT881L// GFXMMU LUT entry 881 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB8CGFXMMU_LUT881H// GFXMMU LUT entry 881 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB90GFXMMU_LUT882L// GFXMMU LUT entry 882 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB94GFXMMU_LUT882H// GFXMMU LUT entry 882 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EB98GFXMMU_LUT883L// GFXMMU LUT entry 883 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EB9CGFXMMU_LUT883H// GFXMMU LUT entry 883 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EBA0GFXMMU_LUT884L// GFXMMU LUT entry 884 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EBA4GFXMMU_LUT884H// GFXMMU LUT entry 884 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EBA8GFXMMU_LUT885L// GFXMMU LUT entry 885 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EBACGFXMMU_LUT885H// GFXMMU LUT entry 885 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EBB0GFXMMU_LUT886L// GFXMMU LUT entry 886 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EBB4GFXMMU_LUT886H// GFXMMU LUT entry 886 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EBB8GFXMMU_LUT887L// GFXMMU LUT entry 887 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EBBCGFXMMU_LUT887H// GFXMMU LUT entry 887 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EBC0GFXMMU_LUT888L// GFXMMU LUT entry 888 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EBC4GFXMMU_LUT888H// GFXMMU LUT entry 888 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EBC8GFXMMU_LUT889L// GFXMMU LUT entry 889 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EBCCGFXMMU_LUT889H// GFXMMU LUT entry 889 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EBD0GFXMMU_LUT890L// GFXMMU LUT entry 890 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EBD4GFXMMU_LUT890H// GFXMMU LUT entry 890 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EBD8GFXMMU_LUT891L// GFXMMU LUT entry 891 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EBDCGFXMMU_LUT891H// GFXMMU LUT entry 891 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EBE0GFXMMU_LUT892L// GFXMMU LUT entry 892 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EBE4GFXMMU_LUT892H// GFXMMU LUT entry 892 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EBE8GFXMMU_LUT893L// GFXMMU LUT entry 893 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EBECGFXMMU_LUT893H// GFXMMU LUT entry 893 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EBF0GFXMMU_LUT894L// GFXMMU LUT entry 894 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EBF4GFXMMU_LUT894H// GFXMMU LUT entry 894 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EBF8GFXMMU_LUT895L// GFXMMU LUT entry 895 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EBFCGFXMMU_LUT895H// GFXMMU LUT entry 895 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC00GFXMMU_LUT896L// GFXMMU LUT entry 896 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC04GFXMMU_LUT896H// GFXMMU LUT entry 896 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC08GFXMMU_LUT897L// GFXMMU LUT entry 897 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC0CGFXMMU_LUT897H// GFXMMU LUT entry 897 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC10GFXMMU_LUT898L// GFXMMU LUT entry 898 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC14GFXMMU_LUT898H// GFXMMU LUT entry 898 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC18GFXMMU_LUT899L// GFXMMU LUT entry 899 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC1CGFXMMU_LUT899H// GFXMMU LUT entry 899 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC20GFXMMU_LUT900L// GFXMMU LUT entry 900 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC24GFXMMU_LUT900H// GFXMMU LUT entry 900 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC28GFXMMU_LUT901L// GFXMMU LUT entry 901 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC2CGFXMMU_LUT901H// GFXMMU LUT entry 901 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC30GFXMMU_LUT902L// GFXMMU LUT entry 902 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC34GFXMMU_LUT902H// GFXMMU LUT entry 902 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC38GFXMMU_LUT903L// GFXMMU LUT entry 903 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC3CGFXMMU_LUT903H// GFXMMU LUT entry 903 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC40GFXMMU_LUT904L// GFXMMU LUT entry 904 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC44GFXMMU_LUT904H// GFXMMU LUT entry 904 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC48GFXMMU_LUT905L// GFXMMU LUT entry 905 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC4CGFXMMU_LUT905H// GFXMMU LUT entry 905 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC50GFXMMU_LUT906L// GFXMMU LUT entry 906 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC54GFXMMU_LUT906H// GFXMMU LUT entry 906 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC58GFXMMU_LUT907L// GFXMMU LUT entry 907 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC5CGFXMMU_LUT907H// GFXMMU LUT entry 907 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC60GFXMMU_LUT908L// GFXMMU LUT entry 908 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC64GFXMMU_LUT908H// GFXMMU LUT entry 908 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC68GFXMMU_LUT909L// GFXMMU LUT entry 909 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC6CGFXMMU_LUT909H// GFXMMU LUT entry 909 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC70GFXMMU_LUT910L// GFXMMU LUT entry 910 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC74GFXMMU_LUT910H// GFXMMU LUT entry 910 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC78GFXMMU_LUT911L// GFXMMU LUT entry 911 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC7CGFXMMU_LUT911H// GFXMMU LUT entry 911 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC80GFXMMU_LUT912L// GFXMMU LUT entry 912 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC84GFXMMU_LUT912H// GFXMMU LUT entry 912 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC88GFXMMU_LUT913L// GFXMMU LUT entry 913 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC8CGFXMMU_LUT913H// GFXMMU LUT entry 913 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC90GFXMMU_LUT914L// GFXMMU LUT entry 914 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC94GFXMMU_LUT914H// GFXMMU LUT entry 914 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EC98GFXMMU_LUT915L// GFXMMU LUT entry 915 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EC9CGFXMMU_LUT915H// GFXMMU LUT entry 915 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ECA0GFXMMU_LUT916L// GFXMMU LUT entry 916 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ECA4GFXMMU_LUT916H// GFXMMU LUT entry 916 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ECA8GFXMMU_LUT917L// GFXMMU LUT entry 917 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ECACGFXMMU_LUT917H// GFXMMU LUT entry 917 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ECB0GFXMMU_LUT918L// GFXMMU LUT entry 918 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ECB4GFXMMU_LUT918H// GFXMMU LUT entry 918 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ECB8GFXMMU_LUT919L// GFXMMU LUT entry 919 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ECBCGFXMMU_LUT919H// GFXMMU LUT entry 919 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ECC0GFXMMU_LUT920L// GFXMMU LUT entry 920 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ECC4GFXMMU_LUT920H// GFXMMU LUT entry 920 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ECC8GFXMMU_LUT921L// GFXMMU LUT entry 921 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ECCCGFXMMU_LUT921H// GFXMMU LUT entry 921 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ECD0GFXMMU_LUT922L// GFXMMU LUT entry 922 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ECD4GFXMMU_LUT922H// GFXMMU LUT entry 922 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ECD8GFXMMU_LUT923L// GFXMMU LUT entry 923 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ECDCGFXMMU_LUT923H// GFXMMU LUT entry 923 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ECE0GFXMMU_LUT924L// GFXMMU LUT entry 924 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ECE4GFXMMU_LUT924H// GFXMMU LUT entry 924 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ECE8GFXMMU_LUT925L// GFXMMU LUT entry 925 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ECECGFXMMU_LUT925H// GFXMMU LUT entry 925 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ECF0GFXMMU_LUT926L// GFXMMU LUT entry 926 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ECF4GFXMMU_LUT926H// GFXMMU LUT entry 926 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ECF8GFXMMU_LUT927L// GFXMMU LUT entry 927 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ECFCGFXMMU_LUT927H// GFXMMU LUT entry 927 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED00GFXMMU_LUT928L// GFXMMU LUT entry 928 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED04GFXMMU_LUT928H// GFXMMU LUT entry 928 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED08GFXMMU_LUT929L// GFXMMU LUT entry 929 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED0CGFXMMU_LUT929H// GFXMMU LUT entry 929 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED10GFXMMU_LUT930L// GFXMMU LUT entry 930 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED14GFXMMU_LUT930H// GFXMMU LUT entry 930 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED18GFXMMU_LUT931L// GFXMMU LUT entry 931 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED1CGFXMMU_LUT931H// GFXMMU LUT entry 931 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED20GFXMMU_LUT932L// GFXMMU LUT entry 932 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED24GFXMMU_LUT932H// GFXMMU LUT entry 932 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED28GFXMMU_LUT933L// GFXMMU LUT entry 933 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED2CGFXMMU_LUT933H// GFXMMU LUT entry 933 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED30GFXMMU_LUT934L// GFXMMU LUT entry 934 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED34GFXMMU_LUT934H// GFXMMU LUT entry 934 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED38GFXMMU_LUT935L// GFXMMU LUT entry 935 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED3CGFXMMU_LUT935H// GFXMMU LUT entry 935 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED40GFXMMU_LUT936L// GFXMMU LUT entry 936 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED44GFXMMU_LUT936H// GFXMMU LUT entry 936 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED48GFXMMU_LUT937L// GFXMMU LUT entry 937 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED4CGFXMMU_LUT937H// GFXMMU LUT entry 937 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED50GFXMMU_LUT938L// GFXMMU LUT entry 938 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED54GFXMMU_LUT938H// GFXMMU LUT entry 938 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED58GFXMMU_LUT939L// GFXMMU LUT entry 939 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED5CGFXMMU_LUT939H// GFXMMU LUT entry 939 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED60GFXMMU_LUT940L// GFXMMU LUT entry 940 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED64GFXMMU_LUT940H// GFXMMU LUT entry 940 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED68GFXMMU_LUT941L// GFXMMU LUT entry 941 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED6CGFXMMU_LUT941H// GFXMMU LUT entry 941 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED70GFXMMU_LUT942L// GFXMMU LUT entry 942 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED74GFXMMU_LUT942H// GFXMMU LUT entry 942 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED78GFXMMU_LUT943L// GFXMMU LUT entry 943 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED7CGFXMMU_LUT943H// GFXMMU LUT entry 943 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED80GFXMMU_LUT944L// GFXMMU LUT entry 944 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED84GFXMMU_LUT944H// GFXMMU LUT entry 944 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED88GFXMMU_LUT945L// GFXMMU LUT entry 945 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED8CGFXMMU_LUT945H// GFXMMU LUT entry 945 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED90GFXMMU_LUT946L// GFXMMU LUT entry 946 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED94GFXMMU_LUT946H// GFXMMU LUT entry 946 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002ED98GFXMMU_LUT947L// GFXMMU LUT entry 947 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002ED9CGFXMMU_LUT947H// GFXMMU LUT entry 947 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EDA0GFXMMU_LUT948L// GFXMMU LUT entry 948 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EDA4GFXMMU_LUT948H// GFXMMU LUT entry 948 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EDA8GFXMMU_LUT949L// GFXMMU LUT entry 949 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EDACGFXMMU_LUT949H// GFXMMU LUT entry 949 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EDB0GFXMMU_LUT950L// GFXMMU LUT entry 950 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EDB4GFXMMU_LUT950H// GFXMMU LUT entry 950 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EDB8GFXMMU_LUT951L// GFXMMU LUT entry 951 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EDBCGFXMMU_LUT951H// GFXMMU LUT entry 951 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EDC0GFXMMU_LUT952L// GFXMMU LUT entry 952 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EDC4GFXMMU_LUT952H// GFXMMU LUT entry 952 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EDC8GFXMMU_LUT953L// GFXMMU LUT entry 953 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EDCCGFXMMU_LUT953H// GFXMMU LUT entry 953 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EDD0GFXMMU_LUT954L// GFXMMU LUT entry 954 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EDD4GFXMMU_LUT954H// GFXMMU LUT entry 954 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EDD8GFXMMU_LUT955L// GFXMMU LUT entry 955 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EDDCGFXMMU_LUT955H// GFXMMU LUT entry 955 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EDE0GFXMMU_LUT956L// GFXMMU LUT entry 956 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EDE4GFXMMU_LUT956H// GFXMMU LUT entry 956 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EDE8GFXMMU_LUT957L// GFXMMU LUT entry 957 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EDECGFXMMU_LUT957H// GFXMMU LUT entry 957 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EDF0GFXMMU_LUT958L// GFXMMU LUT entry 958 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EDF4GFXMMU_LUT958H// GFXMMU LUT entry 958 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EDF8GFXMMU_LUT959L// GFXMMU LUT entry 959 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EDFCGFXMMU_LUT959H// GFXMMU LUT entry 959 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE00GFXMMU_LUT960L// GFXMMU LUT entry 960 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE04GFXMMU_LUT960H// GFXMMU LUT entry 960 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE08GFXMMU_LUT961L// GFXMMU LUT entry 961 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE0CGFXMMU_LUT961H// GFXMMU LUT entry 961 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE10GFXMMU_LUT962L// GFXMMU LUT entry 962 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE14GFXMMU_LUT962H// GFXMMU LUT entry 962 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE18GFXMMU_LUT963L// GFXMMU LUT entry 963 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE1CGFXMMU_LUT963H// GFXMMU LUT entry 963 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE20GFXMMU_LUT964L// GFXMMU LUT entry 964 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE24GFXMMU_LUT964H// GFXMMU LUT entry 964 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE28GFXMMU_LUT965L// GFXMMU LUT entry 965 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE2CGFXMMU_LUT965H// GFXMMU LUT entry 965 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE30GFXMMU_LUT966L// GFXMMU LUT entry 966 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE34GFXMMU_LUT966H// GFXMMU LUT entry 966 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE38GFXMMU_LUT967L// GFXMMU LUT entry 967 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE3CGFXMMU_LUT967H// GFXMMU LUT entry 967 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE40GFXMMU_LUT968L// GFXMMU LUT entry 968 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE44GFXMMU_LUT968H// GFXMMU LUT entry 968 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE48GFXMMU_LUT969L// GFXMMU LUT entry 969 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE4CGFXMMU_LUT969H// GFXMMU LUT entry 969 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE50GFXMMU_LUT970L// GFXMMU LUT entry 970 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE54GFXMMU_LUT970H// GFXMMU LUT entry 970 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE58GFXMMU_LUT971L// GFXMMU LUT entry 971 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE5CGFXMMU_LUT971H// GFXMMU LUT entry 971 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE60GFXMMU_LUT972L// GFXMMU LUT entry 972 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE64GFXMMU_LUT972H// GFXMMU LUT entry 972 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE68GFXMMU_LUT973L// GFXMMU LUT entry 973 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE6CGFXMMU_LUT973H// GFXMMU LUT entry 973 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE70GFXMMU_LUT974L// GFXMMU LUT entry 974 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE74GFXMMU_LUT974H// GFXMMU LUT entry 974 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE78GFXMMU_LUT975L// GFXMMU LUT entry 975 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE7CGFXMMU_LUT975H// GFXMMU LUT entry 975 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE80GFXMMU_LUT976L// GFXMMU LUT entry 976 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE84GFXMMU_LUT976H// GFXMMU LUT entry 976 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE88GFXMMU_LUT977L// GFXMMU LUT entry 977 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE8CGFXMMU_LUT977H// GFXMMU LUT entry 977 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE90GFXMMU_LUT978L// GFXMMU LUT entry 978 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE94GFXMMU_LUT978H// GFXMMU LUT entry 978 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EE98GFXMMU_LUT979L// GFXMMU LUT entry 979 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EE9CGFXMMU_LUT979H// GFXMMU LUT entry 979 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EEA0GFXMMU_LUT980L// GFXMMU LUT entry 980 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EEA4GFXMMU_LUT980H// GFXMMU LUT entry 980 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EEA8GFXMMU_LUT981L// GFXMMU LUT entry 981 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EEACGFXMMU_LUT981H// GFXMMU LUT entry 981 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EEB0GFXMMU_LUT982L// GFXMMU LUT entry 982 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EEB4GFXMMU_LUT982H// GFXMMU LUT entry 982 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EEB8GFXMMU_LUT983L// GFXMMU LUT entry 983 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EEBCGFXMMU_LUT983H// GFXMMU LUT entry 983 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EEC0GFXMMU_LUT984L// GFXMMU LUT entry 984 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EEC4GFXMMU_LUT984H// GFXMMU LUT entry 984 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EEC8GFXMMU_LUT985L// GFXMMU LUT entry 985 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EECCGFXMMU_LUT985H// GFXMMU LUT entry 985 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EED0GFXMMU_LUT986L// GFXMMU LUT entry 986 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EED4GFXMMU_LUT986H// GFXMMU LUT entry 986 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EED8GFXMMU_LUT987L// GFXMMU LUT entry 987 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EEDCGFXMMU_LUT987H// GFXMMU LUT entry 987 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EEE0GFXMMU_LUT988L// GFXMMU LUT entry 988 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EEE4GFXMMU_LUT988H// GFXMMU LUT entry 988 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EEE8GFXMMU_LUT989L// GFXMMU LUT entry 989 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EEECGFXMMU_LUT989H// GFXMMU LUT entry 989 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EEF0GFXMMU_LUT990L// GFXMMU LUT entry 990 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EEF4GFXMMU_LUT990H// GFXMMU LUT entry 990 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EEF8GFXMMU_LUT991L// GFXMMU LUT entry 991 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EEFCGFXMMU_LUT991H// GFXMMU LUT entry 991 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF00GFXMMU_LUT992L// GFXMMU LUT entry 992 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF04GFXMMU_LUT992H// GFXMMU LUT entry 992 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF08GFXMMU_LUT993L// GFXMMU LUT entry 993 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF0CGFXMMU_LUT993H// GFXMMU LUT entry 993 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF10GFXMMU_LUT994L// GFXMMU LUT entry 994 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF14GFXMMU_LUT994H// GFXMMU LUT entry 994 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF18GFXMMU_LUT995L// GFXMMU LUT entry 995 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF1CGFXMMU_LUT995H// GFXMMU LUT entry 995 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF20GFXMMU_LUT996L// GFXMMU LUT entry 996 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF24GFXMMU_LUT996H// GFXMMU LUT entry 996 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF28GFXMMU_LUT997L// GFXMMU LUT entry 997 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF2CGFXMMU_LUT997H// GFXMMU LUT entry 997 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF30GFXMMU_LUT998L// GFXMMU LUT entry 998 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF34GFXMMU_LUT998H// GFXMMU LUT entry 998 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF38GFXMMU_LUT999L// GFXMMU LUT entry 999 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF3CGFXMMU_LUT999H// GFXMMU LUT entry 999 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF40GFXMMU_LUT1000L// GFXMMU LUT entry 1000 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF44GFXMMU_LUT1000H// GFXMMU LUT entry 1000 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF48GFXMMU_LUT1001L// GFXMMU LUT entry 1001 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF4CGFXMMU_LUT1001H// GFXMMU LUT entry 1001 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF50GFXMMU_LUT1002L// GFXMMU LUT entry 1002 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF54GFXMMU_LUT1002H// GFXMMU LUT entry 1002 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF58GFXMMU_LUT1003L// GFXMMU LUT entry 1003 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF5CGFXMMU_LUT1003H// GFXMMU LUT entry 1003 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF60GFXMMU_LUT1004L// GFXMMU LUT entry 1004 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF64GFXMMU_LUT1004H// GFXMMU LUT entry 1004 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF68GFXMMU_LUT1005L// GFXMMU LUT entry 1005 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF6CGFXMMU_LUT1005H// GFXMMU LUT entry 1005 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF70GFXMMU_LUT1006L// GFXMMU LUT entry 1006 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF74GFXMMU_LUT1006H// GFXMMU LUT entry 1006 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF78GFXMMU_LUT1007L// GFXMMU LUT entry 1007 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF7CGFXMMU_LUT1007H// GFXMMU LUT entry 1007 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF80GFXMMU_LUT1008L// GFXMMU LUT entry 1008 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF84GFXMMU_LUT1008H// GFXMMU LUT entry 1008 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF88GFXMMU_LUT1009L// GFXMMU LUT entry 1009 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF8CGFXMMU_LUT1009H// GFXMMU LUT entry 1009 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF90GFXMMU_LUT1010L// GFXMMU LUT entry 1010 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF94GFXMMU_LUT1010H// GFXMMU LUT entry 1010 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EF98GFXMMU_LUT1011L// GFXMMU LUT entry 1011 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EF9CGFXMMU_LUT1011H// GFXMMU LUT entry 1011 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EFA0GFXMMU_LUT1012L// GFXMMU LUT entry 1012 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EFA4GFXMMU_LUT1012H// GFXMMU LUT entry 1012 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EFA8GFXMMU_LUT1013L// GFXMMU LUT entry 1013 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EFACGFXMMU_LUT1013H// GFXMMU LUT entry 1013 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EFB0GFXMMU_LUT1014L// GFXMMU LUT entry 1014 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EFB4GFXMMU_LUT1014H// GFXMMU LUT entry 1014 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EFB8GFXMMU_LUT1015L// GFXMMU LUT entry 1015 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EFBCGFXMMU_LUT1015H// GFXMMU LUT entry 1015 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EFC0GFXMMU_LUT1016L// GFXMMU LUT entry 1016 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EFC4GFXMMU_LUT1016H// GFXMMU LUT entry 1016 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EFC8GFXMMU_LUT1017L// GFXMMU LUT entry 1017 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EFCCGFXMMU_LUT1017H// GFXMMU LUT entry 1017 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EFD0GFXMMU_LUT1018L// GFXMMU LUT entry 1018 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EFD4GFXMMU_LUT1018H// GFXMMU LUT entry 1018 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EFD8GFXMMU_LUT1019L// GFXMMU LUT entry 1019 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EFDCGFXMMU_LUT1019H// GFXMMU LUT entry 1019 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EFE0GFXMMU_LUT1020L// GFXMMU LUT entry 1020 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EFE4GFXMMU_LUT1020H// GFXMMU LUT entry 1020 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EFE8GFXMMU_LUT1021L// GFXMMU LUT entry 1021 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EFECGFXMMU_LUT1021H// GFXMMU LUT entry 1021 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EFF0GFXMMU_LUT1022L// GFXMMU LUT entry 1022 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EFF4GFXMMU_LUT1022H// GFXMMU LUT entry 1022 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
  • 0x5002EFF8GFXMMU_LUT1023L// GFXMMU LUT entry 1023 low

    • [0]EN (def=0x0) // Enable Line enable.
    • [8:15]FVB (def=0x0) // First Valid Block Number of the first valid block of line number x.
    • [16:23]LVB (def=0x0) // Last Valid Block Number of the last valid block of line number X.
  • 0x5002EFFCGFXMMU_LUT1023H// GFXMMU LUT entry 1023 high

    • [4:21]LO (def=0x0) // Line offset Line offset of line number x (i.e. offset of block 0 of line x)
• 0x40020000GPDMA1// GPDMA1

  • 0x40020000GPDMA_SECCFGR// GPDMA secure configuration register

    • [0]SEC0 (def=0x0) // SEC0
    • [1]SEC1 (def=0x0) // SEC1
    • [2]SEC2 (def=0x0) // SEC2
    • [3]SEC3 (def=0x0) // SEC3
    • [4]SEC4 (def=0x0) // SEC4
    • [5]SEC5 (def=0x0) // SEC5
    • [6]SEC6 (def=0x0) // SEC6
    • [7]SEC7 (def=0x0) // SEC7
    • [8]SEC8 (def=0x0) // SEC8
    • [9]SEC9 (def=0x0) // SEC9
    • [10]SEC10 (def=0x0) // SEC10
    • [11]SEC11 (def=0x0) // SEC11
    • [12]SEC12 (def=0x0) // SEC12
    • [13]SEC13 (def=0x0) // SEC13
    • [14]SEC14 (def=0x0) // SEC14
    • [15]SEC15 (def=0x0) // SEC15
  • 0x40020004GPDMA_PRIVCFGR// GPDMA privileged configuration register

    • [0]PRIV0 (def=0x0) // PRIV0
    • [1]PRIV1 (def=0x0) // PRIV1
    • [2]PRIV2 (def=0x0) // PRIV2
    • [3]PRIV3 (def=0x0) // PRIV3
    • [4]PRIV4 (def=0x0) // PRIV4
    • [5]PRIV5 (def=0x0) // PRIV5
    • [6]PRIV6 (def=0x0) // PRIV6
    • [7]PRIV7 (def=0x0) // PRIV7
    • [8]PRIV8 (def=0x0) // PRIV8
    • [9]PRIV9 (def=0x0) // PRIV9
    • [10]PRIV10 (def=0x0) // PRIV10
    • [11]PRIV11 (def=0x0) // PRIV11
    • [12]PRIV12 (def=0x0) // PRIV12
    • [13]PRIV13 (def=0x0) // PRIV13
    • [14]PRIV14 (def=0x0) // PRIV14
    • [15]PRIV15 (def=0x0) // PRIV15
  • 0x4002000CMISR// non-secure masked interrupt status register

    • [0]MIS0 (def=0x0) // MIS0
    • [1]MIS1 (def=0x0) // MIS1
    • [2]MIS2 (def=0x0) // MIS2
    • [3]MIS3 (def=0x0) // MIS3
    • [4]MIS4 (def=0x0) // MIS4
    • [5]MIS5 (def=0x0) // MIS5
    • [6]MIS6 (def=0x0) // MIS6
    • [7]MIS7 (def=0x0) // MIS7
    • [8]MIS8 (def=0x0) // MIS8
    • [9]MIS9 (def=0x0) // MIS9
    • [10]MIS10 (def=0x0) // MIS10
    • [11]MIS11 (def=0x0) // MIS11
    • [12]MIS12 (def=0x0) // MIS12
    • [13]MIS13 (def=0x0) // MIS13
    • [14]MIS14 (def=0x0) // MIS14
    • [15]MIS15 (def=0x0) // MIS15
  • 0x40020010SMISR// secure masked interrupt status register

    • [0]MIS0 (def=0x0) // MIS0
    • [1]MIS1 (def=0x0) // MIS1
    • [2]MIS2 (def=0x0) // MIS2
    • [3]MIS3 (def=0x0) // MIS3
    • [4]MIS4 (def=0x0) // MIS4
    • [5]MIS5 (def=0x0) // MIS5
    • [6]MIS6 (def=0x0) // MIS6
    • [7]MIS7 (def=0x0) // MIS7
    • [8]MIS8 (def=0x0) // MIS8
    • [9]MIS9 (def=0x0) // MIS9
    • [10]MIS10 (def=0x0) // MIS10
    • [11]MIS11 (def=0x0) // MIS11
    • [12]MIS12 (def=0x0) // MIS12
    • [13]MIS13 (def=0x0) // MIS13
    • [14]MIS14 (def=0x0) // MIS14
    • [15]MIS15 (def=0x0) // MIS15
  • 0x40020050GPDMA_C0LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x4002005CGPDMA_C0FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x40020060GPDMA_C0SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x40020064GPDMA_C0CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x40020090GPDMA_C0TR1// GPDMA channel x transfer register 1

    • [0:1]SDW_LOG2 (def=0x0) // binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)-
    • [3]SINC (def=0x0) // source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, poi
    • [4:9]SBL_1 (def=0x0) // source burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat within a b
    • [11:12]PAM (def=0x0) // PAM
    • [13]SBX (def=0x0) // source byte exchange within the unaligned half-word of each source wordIf source data width is shor
    • [14]SAP (def=0x0) // source allocated portAllocate the master port to the source transfer.- 0: port 0 (AHB) is allocated
    • [15]SSEC (def=0x0) // security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can on
    • [16:17]DDW_LOG2 (def=0x0) // binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 byt
    • [19]DINC (def=0x0) // destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination ad
    • [20:25]DBL_1 (def=0x0) // destination burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat withi
    • [26]DBX (def=0x0) // destination byte exchangeIf destination data size is a byte, this bit is ignored.If destination dat
    • [27]DHX (def=0x0) // destination half-word exchangeIf destination data size is shorter than a word, this bit is ignored.
    • [30]DAP (def=0x0) // destination allocated portAllocate the master port to the destination transfer.- 0: port 0 (AHB) is
    • [31]DSEC (def=0x0) // security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can
  • 0x40020094GPDMA_C0TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x40020098GPDMA_C0BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x4002009CGPDMA_C0SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x400200A0GPDMA_C0DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x400200CCGPDMA_C0LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x400200D0GPDMA_C1LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x400200DCGPDMA_C1FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x400200E0GPDMA_C1SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x400200E4GPDMA_C1CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x40020110GPDMA_C1TR1// GPDMA channel x transfer register 1

    • [0:1]SDW_LOG2 (def=0x0) // binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)-
    • [3]SINC (def=0x0) // source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, poi
    • [4:9]SBL_1 (def=0x0) // source burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat within a b
    • [11:12]PAM (def=0x0) // PAM
    • [13]SBX (def=0x0) // source byte exchange within the unaligned half-word of each source wordIf source data width is shor
    • [14]SAP (def=0x0) // source allocated portAllocate the master port to the source transfer.- 0: port 0 (AHB) is allocated
    • [15]SSEC (def=0x0) // security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can on
    • [16:17]DDW_LOG2 (def=0x0) // binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 byt
    • [19]DINC (def=0x0) // destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination ad
    • [20:25]DBL_1 (def=0x0) // destination burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat withi
    • [26]DBX (def=0x0) // destination byte exchangeIf destination data size is a byte, this bit is ignored.If destination dat
    • [27]DHX (def=0x0) // destination half-word exchangeIf destination data size is shorter than a word, this bit is ignored.
    • [30]DAP (def=0x0) // destination allocated portAllocate the master port to the destination transfer.- 0: port 0 (AHB) is
    • [31]DSEC (def=0x0) // security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can
  • 0x40020114GPDMA_C1TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // TRIGM mode
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x40020118GPDMA_C1BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x4002011CGPDMA_C1SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x40020120GPDMA_C1DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x4002014CGPDMA_C1LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x40020150GPDMA_C2LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x4002015CGPDMA_C2FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x40020160GPDMA_C2SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x40020164GPDMA_C2CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x40020190GPDMA_C2TR1// GPDMA channel x transfer register 1

    • [0:1]SDW_LOG2 (def=0x0) // binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)-
    • [3]SINC (def=0x0) // source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, poi
    • [4:9]SBL_1 (def=0x0) // source burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat within a b
    • [11:12]PAM (def=0x0) // PAM
    • [13]SBX (def=0x0) // source byte exchange within the unaligned half-word of each source wordIf source data width is shor
    • [14]SAP (def=0x0) // source allocated portAllocate the master port to the source transfer.- 0: port 0 (AHB) is allocated
    • [15]SSEC (def=0x0) // security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can on
    • [16:17]DDW_LOG2 (def=0x0) // binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 byt
    • [19]DINC (def=0x0) // destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination ad
    • [20:25]DBL_1 (def=0x0) // destination burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat withi
    • [26]DBX (def=0x0) // destination byte exchangeIf destination data size is a byte, this bit is ignored.If destination dat
    • [27]DHX (def=0x0) // destination half-word exchangeIf destination data size is shorter than a word, this bit is ignored.
    • [30]DAP (def=0x0) // destination allocated portAllocate the master port to the destination transfer.- 0: port 0 (AHB) is
    • [31]DSEC (def=0x0) // security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can
  • 0x40020194GPDMA_C2TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x40020198GPDMA_C2BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x4002019CGPDMA_C2SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x400201A0GPDMA_C2DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x400201CCGPDMA_C2LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x400201D0GPDMA_C3LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x400201DCGPDMA_C3FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x400201E0GPDMA_C3SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x400201E4GPDMA_C3CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x40020210GPDMA_C3TR1// GPDMA channel x transfer register 1

    • [0:1]SDW_LOG2 (def=0x0) // binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)-
    • [3]SINC (def=0x0) // source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, poi
    • [4:9]SBL_1 (def=0x0) // source burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat within a b
    • [11:12]PAM (def=0x0) // PAM
    • [13]SBX (def=0x0) // source byte exchange within the unaligned half-word of each source wordIf source data width is shor
    • [14]SAP (def=0x0) // source allocated portAllocate the master port to the source transfer.- 0: port 0 (AHB) is allocated
    • [15]SSEC (def=0x0) // security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can on
    • [16:17]DDW_LOG2 (def=0x0) // binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 byt
    • [19]DINC (def=0x0) // destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination ad
    • [20:25]DBL_1 (def=0x0) // destination burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat withi
    • [26]DBX (def=0x0) // destination byte exchangeIf destination data size is a byte, this bit is ignored.If destination dat
    • [27]DHX (def=0x0) // destination half-word exchangeIf destination data size is shorter than a word, this bit is ignored.
    • [30]DAP (def=0x0) // destination allocated portAllocate the master port to the destination transfer.- 0: port 0 (AHB) is
    • [31]DSEC (def=0x0) // security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can
  • 0x40020214GPDMA_C3TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x40020294GPDMA_C4TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: rst read of a/each block transfer is conditioned by one hit trigger.
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode
  • 0x40020314GPDMA_C5TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x40020394GPDMA_C6TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x40020414GPDMA_C7TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x40020494GPDMA_C8TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x40020514GPDMA_C9TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x40020594GPDMA_C10TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x40020614GPDMA_C11TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: enabled. Transferring a next LLIn+1 which updates the GPDMA_CxTR2 with a new value
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x40020694GPDMA_C12TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: enabled. Transferring a next LLIn+1 which updates the GPDMA_CxTR2 with a new valu
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x40020714GPDMA_C13TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: enabled. Transferring a next LLIn+1 which updates the GPDMA_CxTR2 with a new valu
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x40020794GPDMA_C14TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: enabled. Transferring a next LLIn+1 which updates the GPDMA_CxTR2 with a new valu
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x40020814GPDMA_C15TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: enabled. Transferring a next LLIn+1 which updates the GPDMA_CxTR2 with a new valu
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x40020218GPDMA_C3BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x40020298GPDMA_C4BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x40020318GPDMA_C5BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x40020398GPDMA_C6BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x40020418GPDMA_C7BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x40020498GPDMA_C8BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x40020518GPDMA_C9BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x40020598GPDMA_C10BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x40020618GPDMA_C11BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x40020698GPDMA_C12BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
    • [16:26]BRC (def=0x0) // BRC
    • [28]SDEC (def=0x0) // SDEC
    • [29]DDEC (def=0x0) // DDEC
    • [30]BRSDEC (def=0x0) // BRSDEC
    • [31]BRDDEC (def=0x0) // BRDDEC
  • 0x40020718GPDMA_C13BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
    • [16:26]BRC (def=0x0) // BRC
    • [28]SDEC (def=0x0) // SDEC
    • [29]DDEC (def=0x0) // DDEC
    • [30]BRSDEC (def=0x0) // BRSDEC
    • [31]BRDDEC (def=0x0) // BRDDEC
  • 0x40020798GPDMA_C14BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
    • [16:26]BRC (def=0x0) // BRC
    • [28]SDEC (def=0x0) // SDEC
    • [29]DDEC (def=0x0) // DDEC
    • [30]BRSDEC (def=0x0) // BRSDEC
    • [31]BRDDEC (def=0x0) // BRDDEC
  • 0x40020818GPDMA_C15BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
    • [16:26]BRC (def=0x0) // BRC
    • [28]SDEC (def=0x0) // SDEC
    • [29]DDEC (def=0x0) // DDEC
    • [30]BRSDEC (def=0x0) // BRSDEC
    • [31]BRDDEC (def=0x0) // BRDDEC
  • 0x4002021CGPDMA_C3SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x4002029CGPDMA_C4SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x4002031CGPDMA_C5SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x4002039CGPDMA_C6SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x4002041CGPDMA_C7SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x4002049CGPDMA_C8SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x4002051CGPDMA_C9SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x4002059CGPDMA_C10SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x4002061CGPDMA_C11SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x4002069CGPDMA_C12SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x4002071CGPDMA_C13SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x4002079CGPDMA_C14SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x4002081CGPDMA_C15SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x40020220GPDMA_C3DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x400202A0GPDMA_C4DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x40020320GPDMA_C5DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x400203A0GPDMA_C6DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x40020420GPDMA_C7DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x400204A0GPDMA_C8DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x40020520GPDMA_C9DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x400205A0GPDMA_C10DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x40020620GPDMA_C11DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x400206A0GPDMA_C12DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x40020720GPDMA_C13DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x400207A0GPDMA_C14DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x40020820GPDMA_C15DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x4002024CGPDMA_C3LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x400202CCGPDMA_C4LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x4002034CGPDMA_C5LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x400203CCGPDMA_C6LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x4002044CGPDMA_C7LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x400204CCGPDMA_C8LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x4002054CGPDMA_C9LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x400205CCGPDMA_C10LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x4002064CGPDMA_C11LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x400206CCGPDMA_C12LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [25]UB2 (def=0x0) // Update GPDMA_CxBR2 from memory This bit controls the update of the GPDMA_CxBR2 register from the me
    • [26]UT3 (def=0x0) // Update GPDMA_CxTR3 from memory This bit controls the update of the GPDMA_CxTR3 register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x4002074CGPDMA_C13LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [25]UB2 (def=0x0) // Update GPDMA_CxBR2 from memory This bit controls the update of the GPDMA_CxBR2 register from the me
    • [26]UT3 (def=0x0) // Update GPDMA_CxTR3 from memory This bit controls the update of the GPDMA_CxTR3 register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x400207CCGPDMA_C14LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [25]UB2 (def=0x0) // Update GPDMA_CxBR2 from memory This bit controls the update of the GPDMA_CxBR2 register from the me
    • [26]UT3 (def=0x0) // Update GPDMA_CxTR3 from memory This bit controls the update of the GPDMA_CxTR3 register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x4002084CGPDMA_C15LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [25]UB2 (def=0x0) // Update GPDMA_CxBR2 from memory This bit controls the update of the GPDMA_CxBR2 register from the me
    • [26]UT3 (def=0x0) // Update GPDMA_CxTR3 from memory This bit controls the update of the GPDMA_CxTR3 register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x40020250GPDMA_C4LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x400202D0GPDMA_C5LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x40020350GPDMA_C6LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x400203D0GPDMA_C7LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x40020450GPDMA_C8LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x400204D0GPDMA_C9LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x40020550GPDMA_C10LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x400205D0GPDMA_C11LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x40020650GPDMA_C12LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x400206D0GPDMA_C13LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x40020750GPDMA_C14LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x400207D0GPDMA_C15LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x4002025CGPDMA_C4FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x400202DCGPDMA_C5FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x4002035CGPDMA_C6FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x400203DCGPDMA_C7FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x4002045CGPDMA_C8FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x400204DCGPDMA_C9FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x4002055CGPDMA_C10FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x400205DCGPDMA_C11FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x4002065CGPDMA_C12FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x400206DCGPDMA_C13FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x4002075CGPDMA_C14FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x400207DCGPDMA_C15FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x40020260GPDMA_C4SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x400202E0GPDMA_C5SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x40020360GPDMA_C6SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x400203E0GPDMA_C7SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x40020460GPDMA_C8SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x400204E0GPDMA_C9SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x40020560GPDMA_C10SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x400205E0GPDMA_C11SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x40020660GPDMA_C12SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x400206E0GPDMA_C13SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x40020760GPDMA_C14SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x400207E0GPDMA_C15SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x40020264GPDMA_C4CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x400202E4GPDMA_C5CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x40020364GPDMA_C6CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x400203E4GPDMA_C7CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x40020464GPDMA_C8CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x400204E4GPDMA_C9CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x40020564GPDMA_C10CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x400205E4GPDMA_C11CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x40020664GPDMA_C12CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x400206E4GPDMA_C13CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x40020764GPDMA_C14CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x400207E4GPDMA_C15CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x400206A4GPDMA_C12TR3// GPDMA channel x transfer register 3

    • [0:12]SAO (def=0x0) // source address offset increment The source address, pointed by GPDMA_CxSAR, is incremented or decre
    • [16:28]DAO (def=0x0) // destination address offset increment The destination address, pointed by GPDMA_CxDAR, is incremente
  • 0x40020724GPDMA_C13TR3// GPDMA channel x transfer register 3

    • [0:12]SAO (def=0x0) // source address offset increment The source address, pointed by GPDMA_CxSAR, is incremented or decre
    • [16:28]DAO (def=0x0) // destination address offset increment The destination address, pointed by GPDMA_CxDAR, is incremente
  • 0x400207A4GPDMA_C14TR3// GPDMA channel x transfer register 3

    • [0:12]SAO (def=0x0) // source address offset increment The source address, pointed by GPDMA_CxSAR, is incremented or decre
    • [16:28]DAO (def=0x0) // destination address offset increment The destination address, pointed by GPDMA_CxDAR, is incremente
  • 0x40020824GPDMA_C15TR3// GPDMA channel x transfer register 3

    • [0:12]SAO (def=0x0) // source address offset increment The source address, pointed by GPDMA_CxSAR, is incremented or decre
    • [16:28]DAO (def=0x0) // destination address offset increment The destination address, pointed by GPDMA_CxDAR, is incremente
  • 0x400206A8GPDMA_C12BR2// GPDMA channel x block register 2

    • [0:15]BRSAO (def=0x0) // Block repeated source address offset For a channel with 2D addressing capability, this field BRSAO[
    • [16:31]BRDAO (def=0x0) // Block repeated destination address offset For a channel with 2D addressing capability, this field B
  • 0x40020728GPDMA_C13BR2// GPDMA channel x block register 2

    • [0:15]BRSAO (def=0x0) // Block repeated source address offset For a channel with 2D addressing capability, this field BRSAO[
    • [16:31]BRDAO (def=0x0) // Block repeated destination address offset For a channel with 2D addressing capability, this field B
  • 0x400207A8GPDMA_C14BR2// GPDMA channel x block register 2

    • [0:15]BRSAO (def=0x0) // Block repeated source address offset For a channel with 2D addressing capability, this field BRSAO[
    • [16:31]BRDAO (def=0x0) // Block repeated destination address offset For a channel with 2D addressing capability, this field B
  • 0x40020828GPDMA_C15BR2// GPDMA channel x block register 2

    • [0:15]BRSAO (def=0x0) // Block repeated source address offset For a channel with 2D addressing capability, this field BRSAO[
    • [16:31]BRDAO (def=0x0) // Block repeated destination address offset For a channel with 2D addressing capability, this field B
  interrupts:
  • [2] GPDMA1_CH0 // GPDMA1 channel 0 global interrupt
  • [24] GPDMA1_CH1 // GPDMA1 channel 1 global interrupt
  • [25] GPDMA1_CH2 // GPDMA1 channel 2 global interrupt
  • [26] GPDMA1_CH3 // GPDMA1 channel 3 global interrupt
  • [27] GPDMA1_CH4 // GPDMA1 channel 4 global interrupt
  • [28] GPDMA1_CH5 // GPDMA1 channel 5 global interrupt
  • [29] GPDMA1_CH6 // GPDMA1 channel 6 global interrupt
  • [30] GPDMA1_CH7 // GPDMA1 channel 7 global interrupt
  • [0] GPDMA1_CH8 // GPDMA1 channel 8 global interrupt
  • [0] GPDMA1_CH9 // GPDMA1 channel 9 global interrupt
  • [0] GPDMA1_CH10 // GPDMA1 channel 10 global interrupt
  • [0] GPDMA1_CH11 // GPDMA1 channel 11 global interrupt
  • [0] GPDMA1_CH12 // GPDMA1 channel 12 global interrupt
  • [0] GPDMA1_CH13 // GPDMA1 channel 13 global interrupt
  • [0] GPDMA1_CH14 // GPDMA1 channel 14 global interrupt
  • [0] GPDMA1_CH15 // GPDMA1 channel 15 global interrupt
• 0x50020000SEC_GPDMA1//

  • 0x50020000GPDMA_SECCFGR// GPDMA secure configuration register

    • [0]SEC0 (def=0x0) // SEC0
    • [1]SEC1 (def=0x0) // SEC1
    • [2]SEC2 (def=0x0) // SEC2
    • [3]SEC3 (def=0x0) // SEC3
    • [4]SEC4 (def=0x0) // SEC4
    • [5]SEC5 (def=0x0) // SEC5
    • [6]SEC6 (def=0x0) // SEC6
    • [7]SEC7 (def=0x0) // SEC7
    • [8]SEC8 (def=0x0) // SEC8
    • [9]SEC9 (def=0x0) // SEC9
    • [10]SEC10 (def=0x0) // SEC10
    • [11]SEC11 (def=0x0) // SEC11
    • [12]SEC12 (def=0x0) // SEC12
    • [13]SEC13 (def=0x0) // SEC13
    • [14]SEC14 (def=0x0) // SEC14
    • [15]SEC15 (def=0x0) // SEC15
  • 0x50020004GPDMA_PRIVCFGR// GPDMA privileged configuration register

    • [0]PRIV0 (def=0x0) // PRIV0
    • [1]PRIV1 (def=0x0) // PRIV1
    • [2]PRIV2 (def=0x0) // PRIV2
    • [3]PRIV3 (def=0x0) // PRIV3
    • [4]PRIV4 (def=0x0) // PRIV4
    • [5]PRIV5 (def=0x0) // PRIV5
    • [6]PRIV6 (def=0x0) // PRIV6
    • [7]PRIV7 (def=0x0) // PRIV7
    • [8]PRIV8 (def=0x0) // PRIV8
    • [9]PRIV9 (def=0x0) // PRIV9
    • [10]PRIV10 (def=0x0) // PRIV10
    • [11]PRIV11 (def=0x0) // PRIV11
    • [12]PRIV12 (def=0x0) // PRIV12
    • [13]PRIV13 (def=0x0) // PRIV13
    • [14]PRIV14 (def=0x0) // PRIV14
    • [15]PRIV15 (def=0x0) // PRIV15
  • 0x5002000CMISR// non-secure masked interrupt status register

    • [0]MIS0 (def=0x0) // MIS0
    • [1]MIS1 (def=0x0) // MIS1
    • [2]MIS2 (def=0x0) // MIS2
    • [3]MIS3 (def=0x0) // MIS3
    • [4]MIS4 (def=0x0) // MIS4
    • [5]MIS5 (def=0x0) // MIS5
    • [6]MIS6 (def=0x0) // MIS6
    • [7]MIS7 (def=0x0) // MIS7
    • [8]MIS8 (def=0x0) // MIS8
    • [9]MIS9 (def=0x0) // MIS9
    • [10]MIS10 (def=0x0) // MIS10
    • [11]MIS11 (def=0x0) // MIS11
    • [12]MIS12 (def=0x0) // MIS12
    • [13]MIS13 (def=0x0) // MIS13
    • [14]MIS14 (def=0x0) // MIS14
    • [15]MIS15 (def=0x0) // MIS15
  • 0x50020010SMISR// secure masked interrupt status register

    • [0]MIS0 (def=0x0) // MIS0
    • [1]MIS1 (def=0x0) // MIS1
    • [2]MIS2 (def=0x0) // MIS2
    • [3]MIS3 (def=0x0) // MIS3
    • [4]MIS4 (def=0x0) // MIS4
    • [5]MIS5 (def=0x0) // MIS5
    • [6]MIS6 (def=0x0) // MIS6
    • [7]MIS7 (def=0x0) // MIS7
    • [8]MIS8 (def=0x0) // MIS8
    • [9]MIS9 (def=0x0) // MIS9
    • [10]MIS10 (def=0x0) // MIS10
    • [11]MIS11 (def=0x0) // MIS11
    • [12]MIS12 (def=0x0) // MIS12
    • [13]MIS13 (def=0x0) // MIS13
    • [14]MIS14 (def=0x0) // MIS14
    • [15]MIS15 (def=0x0) // MIS15
  • 0x50020050GPDMA_C0LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x5002005CGPDMA_C0FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x50020060GPDMA_C0SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x50020064GPDMA_C0CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x50020090GPDMA_C0TR1// GPDMA channel x transfer register 1

    • [0:1]SDW_LOG2 (def=0x0) // binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)-
    • [3]SINC (def=0x0) // source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, poi
    • [4:9]SBL_1 (def=0x0) // source burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat within a b
    • [11:12]PAM (def=0x0) // PAM
    • [13]SBX (def=0x0) // source byte exchange within the unaligned half-word of each source wordIf source data width is shor
    • [14]SAP (def=0x0) // source allocated portAllocate the master port to the source transfer.- 0: port 0 (AHB) is allocated
    • [15]SSEC (def=0x0) // security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can on
    • [16:17]DDW_LOG2 (def=0x0) // binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 byt
    • [19]DINC (def=0x0) // destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination ad
    • [20:25]DBL_1 (def=0x0) // destination burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat withi
    • [26]DBX (def=0x0) // destination byte exchangeIf destination data size is a byte, this bit is ignored.If destination dat
    • [27]DHX (def=0x0) // destination half-word exchangeIf destination data size is shorter than a word, this bit is ignored.
    • [30]DAP (def=0x0) // destination allocated portAllocate the master port to the destination transfer.- 0: port 0 (AHB) is
    • [31]DSEC (def=0x0) // security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can
  • 0x50020094GPDMA_C0TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x50020098GPDMA_C0BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x5002009CGPDMA_C0SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x500200A0GPDMA_C0DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x500200CCGPDMA_C0LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x500200D0GPDMA_C1LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x500200DCGPDMA_C1FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x500200E0GPDMA_C1SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x500200E4GPDMA_C1CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x50020110GPDMA_C1TR1// GPDMA channel x transfer register 1

    • [0:1]SDW_LOG2 (def=0x0) // binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)-
    • [3]SINC (def=0x0) // source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, poi
    • [4:9]SBL_1 (def=0x0) // source burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat within a b
    • [11:12]PAM (def=0x0) // PAM
    • [13]SBX (def=0x0) // source byte exchange within the unaligned half-word of each source wordIf source data width is shor
    • [14]SAP (def=0x0) // source allocated portAllocate the master port to the source transfer.- 0: port 0 (AHB) is allocated
    • [15]SSEC (def=0x0) // security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can on
    • [16:17]DDW_LOG2 (def=0x0) // binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 byt
    • [19]DINC (def=0x0) // destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination ad
    • [20:25]DBL_1 (def=0x0) // destination burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat withi
    • [26]DBX (def=0x0) // destination byte exchangeIf destination data size is a byte, this bit is ignored.If destination dat
    • [27]DHX (def=0x0) // destination half-word exchangeIf destination data size is shorter than a word, this bit is ignored.
    • [30]DAP (def=0x0) // destination allocated portAllocate the master port to the destination transfer.- 0: port 0 (AHB) is
    • [31]DSEC (def=0x0) // security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can
  • 0x50020114GPDMA_C1TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // TRIGM mode
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x50020118GPDMA_C1BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x5002011CGPDMA_C1SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x50020120GPDMA_C1DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x5002014CGPDMA_C1LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x50020150GPDMA_C2LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x5002015CGPDMA_C2FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x50020160GPDMA_C2SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x50020164GPDMA_C2CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x50020190GPDMA_C2TR1// GPDMA channel x transfer register 1

    • [0:1]SDW_LOG2 (def=0x0) // binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)-
    • [3]SINC (def=0x0) // source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, poi
    • [4:9]SBL_1 (def=0x0) // source burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat within a b
    • [11:12]PAM (def=0x0) // PAM
    • [13]SBX (def=0x0) // source byte exchange within the unaligned half-word of each source wordIf source data width is shor
    • [14]SAP (def=0x0) // source allocated portAllocate the master port to the source transfer.- 0: port 0 (AHB) is allocated
    • [15]SSEC (def=0x0) // security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can on
    • [16:17]DDW_LOG2 (def=0x0) // binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 byt
    • [19]DINC (def=0x0) // destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination ad
    • [20:25]DBL_1 (def=0x0) // destination burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat withi
    • [26]DBX (def=0x0) // destination byte exchangeIf destination data size is a byte, this bit is ignored.If destination dat
    • [27]DHX (def=0x0) // destination half-word exchangeIf destination data size is shorter than a word, this bit is ignored.
    • [30]DAP (def=0x0) // destination allocated portAllocate the master port to the destination transfer.- 0: port 0 (AHB) is
    • [31]DSEC (def=0x0) // security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can
  • 0x50020194GPDMA_C2TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x50020198GPDMA_C2BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x5002019CGPDMA_C2SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x500201A0GPDMA_C2DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x500201CCGPDMA_C2LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x500201D0GPDMA_C3LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x500201DCGPDMA_C3FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x500201E0GPDMA_C3SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x500201E4GPDMA_C3CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x50020210GPDMA_C3TR1// GPDMA channel x transfer register 1

    • [0:1]SDW_LOG2 (def=0x0) // binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)-
    • [3]SINC (def=0x0) // source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, poi
    • [4:9]SBL_1 (def=0x0) // source burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat within a b
    • [11:12]PAM (def=0x0) // PAM
    • [13]SBX (def=0x0) // source byte exchange within the unaligned half-word of each source wordIf source data width is shor
    • [14]SAP (def=0x0) // source allocated portAllocate the master port to the source transfer.- 0: port 0 (AHB) is allocated
    • [15]SSEC (def=0x0) // security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can on
    • [16:17]DDW_LOG2 (def=0x0) // binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 byt
    • [19]DINC (def=0x0) // destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination ad
    • [20:25]DBL_1 (def=0x0) // destination burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat withi
    • [26]DBX (def=0x0) // destination byte exchangeIf destination data size is a byte, this bit is ignored.If destination dat
    • [27]DHX (def=0x0) // destination half-word exchangeIf destination data size is shorter than a word, this bit is ignored.
    • [30]DAP (def=0x0) // destination allocated portAllocate the master port to the destination transfer.- 0: port 0 (AHB) is
    • [31]DSEC (def=0x0) // security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can
  • 0x50020214GPDMA_C3TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x50020294GPDMA_C4TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: rst read of a/each block transfer is conditioned by one hit trigger.
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode
  • 0x50020314GPDMA_C5TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x50020394GPDMA_C6TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x50020414GPDMA_C7TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x50020494GPDMA_C8TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x50020514GPDMA_C9TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x50020594GPDMA_C10TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x50020614GPDMA_C11TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: enabled. Transferring a next LLIn+1 which updates the GPDMA_CxTR2 with a new value
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x50020694GPDMA_C12TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: enabled. Transferring a next LLIn+1 which updates the GPDMA_CxTR2 with a new valu
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x50020714GPDMA_C13TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: enabled. Transferring a next LLIn+1 which updates the GPDMA_CxTR2 with a new valu
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x50020794GPDMA_C14TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: enabled. Transferring a next LLIn+1 which updates the GPDMA_CxTR2 with a new valu
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x50020814GPDMA_C15TR2// GPDMA channel x transfer register 2

    • [0:6]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [10]DREQ (def=0x0) // Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SW
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: enabled. Transferring a next LLIn+1 which updates the GPDMA_CxTR2 with a new valu
    • [16:21]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x50020218GPDMA_C3BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x50020298GPDMA_C4BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x50020318GPDMA_C5BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x50020398GPDMA_C6BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x50020418GPDMA_C7BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x50020498GPDMA_C8BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x50020518GPDMA_C9BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x50020598GPDMA_C10BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x50020618GPDMA_C11BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x50020698GPDMA_C12BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
    • [16:26]BRC (def=0x0) // BRC
    • [28]SDEC (def=0x0) // SDEC
    • [29]DDEC (def=0x0) // DDEC
    • [30]BRSDEC (def=0x0) // BRSDEC
    • [31]BRDDEC (def=0x0) // BRDDEC
  • 0x50020718GPDMA_C13BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
    • [16:26]BRC (def=0x0) // BRC
    • [28]SDEC (def=0x0) // SDEC
    • [29]DDEC (def=0x0) // DDEC
    • [30]BRSDEC (def=0x0) // BRSDEC
    • [31]BRDDEC (def=0x0) // BRDDEC
  • 0x50020798GPDMA_C14BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
    • [16:26]BRC (def=0x0) // BRC
    • [28]SDEC (def=0x0) // SDEC
    • [29]DDEC (def=0x0) // DDEC
    • [30]BRSDEC (def=0x0) // BRSDEC
    • [31]BRDDEC (def=0x0) // BRDDEC
  • 0x50020818GPDMA_C15BR1// GPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
    • [16:26]BRC (def=0x0) // BRC
    • [28]SDEC (def=0x0) // SDEC
    • [29]DDEC (def=0x0) // DDEC
    • [30]BRSDEC (def=0x0) // BRSDEC
    • [31]BRDDEC (def=0x0) // BRDDEC
  • 0x5002021CGPDMA_C3SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x5002029CGPDMA_C4SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x5002031CGPDMA_C5SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x5002039CGPDMA_C6SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x5002041CGPDMA_C7SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x5002049CGPDMA_C8SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x5002051CGPDMA_C9SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x5002059CGPDMA_C10SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x5002061CGPDMA_C11SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x5002069CGPDMA_C12SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x5002071CGPDMA_C13SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x5002079CGPDMA_C14SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x5002081CGPDMA_C15SAR// GPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x50020220GPDMA_C3DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x500202A0GPDMA_C4DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x50020320GPDMA_C5DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x500203A0GPDMA_C6DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x50020420GPDMA_C7DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x500204A0GPDMA_C8DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x50020520GPDMA_C9DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x500205A0GPDMA_C10DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x50020620GPDMA_C11DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x500206A0GPDMA_C12DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x50020720GPDMA_C13DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x500207A0GPDMA_C14DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x50020820GPDMA_C15DAR// GPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x5002024CGPDMA_C3LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x500202CCGPDMA_C4LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x5002034CGPDMA_C5LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x500203CCGPDMA_C6LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x5002044CGPDMA_C7LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x500204CCGPDMA_C8LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x5002054CGPDMA_C9LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x500205CCGPDMA_C10LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x5002064CGPDMA_C11LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x500206CCGPDMA_C12LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [25]UB2 (def=0x0) // Update GPDMA_CxBR2 from memory This bit controls the update of the GPDMA_CxBR2 register from the me
    • [26]UT3 (def=0x0) // Update GPDMA_CxTR3 from memory This bit controls the update of the GPDMA_CxTR3 register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x5002074CGPDMA_C13LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [25]UB2 (def=0x0) // Update GPDMA_CxBR2 from memory This bit controls the update of the GPDMA_CxBR2 register from the me
    • [26]UT3 (def=0x0) // Update GPDMA_CxTR3 from memory This bit controls the update of the GPDMA_CxTR3 register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x500207CCGPDMA_C14LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [25]UB2 (def=0x0) // Update GPDMA_CxBR2 from memory This bit controls the update of the GPDMA_CxBR2 register from the me
    • [26]UT3 (def=0x0) // Update GPDMA_CxTR3 from memory This bit controls the update of the GPDMA_CxTR3 register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x5002084CGPDMA_C15LLR// GPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the me
    • [25]UB2 (def=0x0) // Update GPDMA_CxBR2 from memory This bit controls the update of the GPDMA_CxBR2 register from the me
    • [26]UT3 (def=0x0) // Update GPDMA_CxTR3 from memory This bit controls the update of the GPDMA_CxTR3 register from the me
    • [27]UDA (def=0x0) // Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the me
  • 0x50020250GPDMA_C4LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x500202D0GPDMA_C5LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x50020350GPDMA_C6LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x500203D0GPDMA_C7LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x50020450GPDMA_C8LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x500204D0GPDMA_C9LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x50020550GPDMA_C10LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x500205D0GPDMA_C11LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x50020650GPDMA_C12LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x500206D0GPDMA_C13LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x50020750GPDMA_C14LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x500207D0GPDMA_C15LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x5002025CGPDMA_C4FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x500202DCGPDMA_C5FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x5002035CGPDMA_C6FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x500203DCGPDMA_C7FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x5002045CGPDMA_C8FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x500204DCGPDMA_C9FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x5002055CGPDMA_C10FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x500205DCGPDMA_C11FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x5002065CGPDMA_C12FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x500206DCGPDMA_C13FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x5002075CGPDMA_C14FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x500207DCGPDMA_C15FCR// GPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
    • [14]TOF (def=0x0) // trigger overrun flag clear
  • 0x50020260GPDMA_C4SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x500202E0GPDMA_C5SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x50020360GPDMA_C6SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x500203E0GPDMA_C7SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x50020460GPDMA_C8SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x500204E0GPDMA_C9SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x50020560GPDMA_C10SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x500205E0GPDMA_C11SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x50020660GPDMA_C12SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x500206E0GPDMA_C13SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x50020760GPDMA_C14SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x500207E0GPDMA_C15SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
    • [16:23]FIFOL (def=0x0) // monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destin
  • 0x50020264GPDMA_C4CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x500202E4GPDMA_C5CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x50020364GPDMA_C6CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x500203E4GPDMA_C7CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x50020464GPDMA_C8CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x500204E4GPDMA_C9CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x50020564GPDMA_C10CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x500205E4GPDMA_C11CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x50020664GPDMA_C12CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x500206E4GPDMA_C13CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x50020764GPDMA_C14CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x500207E4GPDMA_C15CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [17]LAP (def=0x0) // linked-list allocated portAllocate the master port for the update of the DMA linked-list registers
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x500206A4GPDMA_C12TR3// GPDMA channel x transfer register 3

    • [0:12]SAO (def=0x0) // source address offset increment The source address, pointed by GPDMA_CxSAR, is incremented or decre
    • [16:28]DAO (def=0x0) // destination address offset increment The destination address, pointed by GPDMA_CxDAR, is incremente
  • 0x50020724GPDMA_C13TR3// GPDMA channel x transfer register 3

    • [0:12]SAO (def=0x0) // source address offset increment The source address, pointed by GPDMA_CxSAR, is incremented or decre
    • [16:28]DAO (def=0x0) // destination address offset increment The destination address, pointed by GPDMA_CxDAR, is incremente
  • 0x500207A4GPDMA_C14TR3// GPDMA channel x transfer register 3

    • [0:12]SAO (def=0x0) // source address offset increment The source address, pointed by GPDMA_CxSAR, is incremented or decre
    • [16:28]DAO (def=0x0) // destination address offset increment The destination address, pointed by GPDMA_CxDAR, is incremente
  • 0x50020824GPDMA_C15TR3// GPDMA channel x transfer register 3

    • [0:12]SAO (def=0x0) // source address offset increment The source address, pointed by GPDMA_CxSAR, is incremented or decre
    • [16:28]DAO (def=0x0) // destination address offset increment The destination address, pointed by GPDMA_CxDAR, is incremente
  • 0x500206A8GPDMA_C12BR2// GPDMA channel x block register 2

    • [0:15]BRSAO (def=0x0) // Block repeated source address offset For a channel with 2D addressing capability, this field BRSAO[
    • [16:31]BRDAO (def=0x0) // Block repeated destination address offset For a channel with 2D addressing capability, this field B
  • 0x50020728GPDMA_C13BR2// GPDMA channel x block register 2

    • [0:15]BRSAO (def=0x0) // Block repeated source address offset For a channel with 2D addressing capability, this field BRSAO[
    • [16:31]BRDAO (def=0x0) // Block repeated destination address offset For a channel with 2D addressing capability, this field B
  • 0x500207A8GPDMA_C14BR2// GPDMA channel x block register 2

    • [0:15]BRSAO (def=0x0) // Block repeated source address offset For a channel with 2D addressing capability, this field BRSAO[
    • [16:31]BRDAO (def=0x0) // Block repeated destination address offset For a channel with 2D addressing capability, this field B
  • 0x50020828GPDMA_C15BR2// GPDMA channel x block register 2

    • [0:15]BRSAO (def=0x0) // Block repeated source address offset For a channel with 2D addressing capability, this field BRSAO[
    • [16:31]BRDAO (def=0x0) // Block repeated destination address offset For a channel with 2D addressing capability, this field B
• 0x42020000GPIOA// General-purpose I/Os

  • 0x42020000GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x2) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x2) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x2) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x42020004GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x42020008GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x4202000CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x1) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x2) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x1) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x42020010GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x42020014GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x42020018GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x4202001CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x42020020GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x42020024GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x42020028GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x4202002CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x42020030GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x52020000SEC_GPIOA//

  • 0x52020000GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x2) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x2) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x2) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x52020004GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x52020008GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x5202000CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x1) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x2) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x1) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x52020010GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x52020014GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x52020018GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x5202001CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x52020020GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x52020024GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x52020028GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x5202002CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x52020030GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x42020400GPIOB// General-purpose I/Os

  • 0x42020400GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x2) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x2) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x42020404GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x42020408GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x4202040CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x1) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x42020410GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x42020414GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x42020418GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x4202041CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x42020420GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x42020424GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x42020428GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x4202042CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x42020430GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x52020400SEC_GPIOB//

  • 0x52020400GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x2) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x2) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x52020404GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x52020408GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x5202040CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x1) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x52020410GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x52020414GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x52020418GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x5202041CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x52020420GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x52020424GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x52020428GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x5202042CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x52020430GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x42020800GPIOC// General-purpose I/Os

  • 0x42020800GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x42020804GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x42020808GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x4202080CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x42020810GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x42020814GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x42020818GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x4202081CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x42020820GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x42020824GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x42020828GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x4202082CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x42020830GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x52020800SEC_GPIOC//

  • 0x52020800GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x52020804GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x52020808GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x5202080CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x52020810GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x52020814GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x52020818GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x5202081CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x52020820GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x52020824GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x52020828GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x5202082CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x52020830GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x42020C00GPIOD//

  • 0x42020C00GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x42020C04GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x42020C08GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x42020C0CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x42020C10GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x42020C14GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x42020C18GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x42020C1CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x42020C20GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x42020C24GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x42020C28GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x42020C2CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x42020C30GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x52020C00SEC_GPIOD//

  • 0x52020C00GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x52020C04GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x52020C08GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x52020C0CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x52020C10GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x52020C14GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x52020C18GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x52020C1CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x52020C20GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x52020C24GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x52020C28GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x52020C2CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x52020C30GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x42021000GPIOE//

  • 0x42021000GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x42021004GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x42021008GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x4202100CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x42021010GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x42021014GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x42021018GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x4202101CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x42021020GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x42021024GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x42021028GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x4202102CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x42021030GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x52021000SEC_GPIOE//

  • 0x52021000GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x52021004GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x52021008GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x5202100CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x52021010GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x52021014GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x52021018GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x5202101CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x52021020GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x52021024GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x52021028GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x5202102CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x52021030GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x42021400GPIOF//

  • 0x42021400GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x42021404GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x42021408GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x4202140CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x42021410GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x42021414GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x42021418GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x4202141CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x42021420GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x42021424GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x42021428GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x4202142CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x42021430GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x52021400SEC_GPIOF//

  • 0x52021400GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x52021404GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x52021408GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x5202140CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x52021410GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x52021414GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x52021418GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x5202141CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x52021420GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x52021424GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x52021428GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x5202142CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x52021430GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x42021800GPIOG//

  • 0x42021800GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x42021804GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x42021808GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x4202180CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x42021810GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x42021814GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x42021818GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x4202181CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x42021820GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x42021824GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x42021828GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x4202182CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x42021830GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x52021800SEC_GPIOG//

  • 0x52021800GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x52021804GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x52021808GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x5202180CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x52021810GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x52021814GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x52021818GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x5202181CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x52021820GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x52021824GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x52021828GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x5202182CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x52021830GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x42021C00GPIOH// General-purpose I/Os

  • 0x42021C00GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x42021C04GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x42021C08GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x42021C0CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x42021C10GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x42021C14GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x42021C18GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x42021C1CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x42021C20GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x42021C24GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x42021C28GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x42021C2CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x42021C30GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x52021C00SEC_GPIOH//

  • 0x52021C00GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x52021C04GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x52021C08GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x52021C0CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x52021C10GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x52021C14GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x52021C18GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x52021C1CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x52021C20GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x52021C24GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x52021C28GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x52021C2CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x52021C30GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x42022000GPIOI// General-purpose I/Os

  • 0x42022000GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x42022004GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x42022008GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x4202200CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x42022010GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x42022014GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x42022018GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x4202201CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x42022020GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x42022024GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x42022028GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x4202202CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x42022030GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x52022000SEC_GPIOI//

  • 0x52022000GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x52022004GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x52022008GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x5202200CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x52022010GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x52022014GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x52022018GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x5202201CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x52022020GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x52022024GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x52022028GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x5202202CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x52022030GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x42022400GPIOJ// General-purpose I/Os

  • 0x42022400GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x42022404GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x42022408GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x4202240CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x42022410GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x42022414GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x42022418GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x4202241CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x42022420GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x42022424GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x42022428GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x4202242CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x42022430GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x52022400SEC_GPIOJ//

  • 0x52022400GPIO_MODER// GPIO port mode register

    • [0:1]MODE0 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [2:3]MODE1 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [4:5]MODE2 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [6:7]MODE3 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [8:9]MODE4 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [10:11]MODE5 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [12:13]MODE6 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [14:15]MODE7 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [16:17]MODE8 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [18:19]MODE9 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [20:21]MODE10 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [22:23]MODE11 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [24:25]MODE12 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [26:27]MODE13 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [28:29]MODE14 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
    • [30:31]MODE15 (def=0x3) // Port x configuration I/O pin y These bits are written by software to configure the I/O mode. Note:
  • 0x52022404GPIO_OTYPER// GPIO port output type register

    • [0]OT0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [1]OT1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [2]OT2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [3]OT3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [4]OT4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [5]OT5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [6]OT6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [7]OT7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [8]OT8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [9]OT9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [10]OT10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [11]OT11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [12]OT12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [13]OT13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [14]OT14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
    • [15]OT15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output type.
  • 0x52022408GPIO_OSPEEDR// GPIO port output speed register

    • [0:1]OSPEED0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [2:3]OSPEED1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [4:5]OSPEED2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [6:7]OSPEED3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [8:9]OSPEED4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [10:11]OSPEED5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [12:13]OSPEED6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [14:15]OSPEED7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [16:17]OSPEED8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [18:19]OSPEED9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [20:21]OSPEED10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [22:23]OSPEED11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [24:25]OSPEED12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [26:27]OSPEED13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [28:29]OSPEED14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
    • [30:31]OSPEED15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O output speed
  • 0x5202240CGPIO_PUPDR// GPIO port pull-up/pull-down register

    • [0:1]PUPD0 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [2:3]PUPD1 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [4:5]PUPD2 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [6:7]PUPD3 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [8:9]PUPD4 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [10:11]PUPD5 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [12:13]PUPD6 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [14:15]PUPD7 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [16:17]PUPD8 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [18:19]PUPD9 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [20:21]PUPD10 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [22:23]PUPD11 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [24:25]PUPD12 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [26:27]PUPD13 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [28:29]PUPD14 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
    • [30:31]PUPD15 (def=0x0) // Port x configuration I/O pin y These bits are written by software to configure the I/O pull-up or p
  • 0x52022410GPIO_IDR// GPIO port input data register

    • [0]ID0 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [1]ID1 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [2]ID2 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [3]ID3 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [4]ID4 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [5]ID5 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [6]ID6 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [7]ID7 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [8]ID8 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [9]ID9 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [10]ID10 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [11]ID11 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [12]ID12 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [13]ID13 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [14]ID14 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
    • [15]ID15 (def=0x0) // Port x input data I/O pin y These bits are read-only. They contain the input value of the correspon
  • 0x52022414GPIO_ODR// GPIO port output data register

    • [0]OD0 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [1]OD1 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [2]OD2 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [3]OD3 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [4]OD4 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [5]OD5 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [6]OD6 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [7]OD7 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [8]OD8 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [9]OD9 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [10]OD10 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [11]OD11 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [12]OD12 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [13]OD13 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [14]OD14 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
    • [15]OD15 (def=0x0) // Port output data I/O pin y These bits can be read and written by software. Note: For atomic bit set
  • 0x52022418GPIO_BSRR// GPIO port bit set/reset register

    • [0]BS0 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [1]BS1 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [2]BS2 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [3]BS3 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [4]BS4 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [5]BS5 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [6]BS6 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [7]BS7 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [8]BS8 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [9]BS9 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [10]BS10 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [11]BS11 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [12]BS12 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [13]BS13 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [14]BS14 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [15]BS15 (def=0x0) // Port x set I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. Note
    • [16]BR0 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [17]BR1 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [18]BR2 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [19]BR3 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [20]BR4 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [21]BR5 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [22]BR6 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [23]BR7 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [24]BR8 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [25]BR9 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [26]BR10 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [27]BR11 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [28]BR12 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [29]BR13 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [30]BR14 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
    • [31]BR15 (def=0x0) // Port x reset I/O pin y These bits are write-only. A read to these bits returns the value 0x0000. No
  • 0x5202241CGPIO_LCKR// GPIO port configuration lock register

    • [0]LCK0 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [1]LCK1 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [2]LCK2 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [3]LCK3 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [4]LCK4 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [5]LCK5 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [6]LCK6 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [7]LCK7 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [8]LCK8 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [9]LCK9 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [10]LCK10 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [11]LCK11 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [12]LCK12 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [13]LCK13 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [14]LCK14 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [15]LCK15 (def=0x0) // Port x lock I/O pin y These bits are read/write but can only be written when the LCKK bit is 0 Note
    • [16]LCKK (def=0x0) // Lock key This bit can be read any time. It can only be modified using the lock key write sequence.
  • 0x52022420GPIO_AFRL// GPIO alternate function low register

    • [0:3]AFSEL0 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [4:7]AFSEL1 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [8:11]AFSEL2 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [12:15]AFSEL3 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [16:19]AFSEL4 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [20:23]AFSEL5 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [24:27]AFSEL6 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
    • [28:31]AFSEL7 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by software to configure a
  • 0x52022424GPIO_AFRH// GPIO alternate function high register

    • [0:3]AFSEL8 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [4:7]AFSEL9 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [8:11]AFSEL10 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [12:15]AFSEL11 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [16:19]AFSEL12 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [20:23]AFSEL13 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [24:27]AFSEL14 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
    • [28:31]AFSEL15 (def=0x0) // Alternate function selection for port x I/O pin y These bits are written by the software to configu
  • 0x52022428GPIO_BRR// GPIO port bit reset register

    • [0]BR0 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [1]BR1 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [2]BR2 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [3]BR3 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [4]BR4 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [5]BR5 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [6]BR6 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [7]BR7 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [8]BR8 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [9]BR9 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [10]BR10 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [11]BR11 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [12]BR12 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [13]BR13 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [14]BR14 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
    • [15]BR15 (def=0x0) // Port x reset IO pin y These bits are write-only. A read to these bits returns the value 0x0000. Not
  • 0x5202242CGPIO_HSLVR// GPIO high-speed low-voltage register

    • [0]HSLV0 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [1]HSLV1 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [2]HSLV2 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [3]HSLV3 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [4]HSLV4 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [5]HSLV5 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [6]HSLV6 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [7]HSLV7 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [8]HSLV8 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [9]HSLV9 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [10]HSLV10 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [11]HSLV11 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [12]HSLV12 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [13]HSLV13 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [14]HSLV14 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
    • [15]HSLV15 (def=0x0) // Port x high-speed low-voltage configuration These bits are written by software to optimize the I/O
  • 0x52022430GPIO_SECCFGR// GPIO secure configuration register

    • [0]SEC0 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [1]SEC1 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [2]SEC2 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [3]SEC3 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [4]SEC4 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [5]SEC5 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [6]SEC6 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [7]SEC7 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [8]SEC8 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [9]SEC9 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [10]SEC10 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [11]SEC11 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [12]SEC12 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [13]SEC13 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [14]SEC14 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
    • [15]SEC15 (def=0x1) // I/O pin of Port x secure bit enable y These bits are written by software to enable or disable the I
• 0x40032C00GTZC1_MPCBB1// GTZC1_MPCBB1

  • 0x40032C00MPCBB1_CR// MPCBB control register

    • [0]GLOCK (def=0x0) // lock the control register of the MPCBB until next reset
    • [30]INVSECSTATE (def=0x0) // SRAMx clocks security state
    • [31]SRWILADIS (def=0x0) // secure read/write illegal access disable
  • 0x40032C10MPCBB1_CFGLOCK1// GTZC1 SRAMz MPCBB configuration lock register 1

    • [0]SPLCK0 (def=0x0) // SPLCK0
    • [1]SPLCK1 (def=0x0) // SPLCK1
    • [2]SPLCK2 (def=0x0) // SPLCK2
    • [3]SPLCK3 (def=0x0) // SPLCK3
    • [4]SPLCK4 (def=0x0) // SPLCK4
    • [5]SPLCK5 (def=0x0) // SPLCK5
    • [6]SPLCK6 (def=0x0) // SPLCK6
    • [7]SPLCK7 (def=0x0) // SPLCK7
    • [8]SPLCK8 (def=0x0) // SPLCK8
    • [9]SPLCK9 (def=0x0) // SPLCK9
    • [10]SPLCK10 (def=0x0) // SPLCK10
    • [11]SPLCK11 (def=0x0) // SPLCK11
    • [12]SPLCK12 (def=0x0) // SPLCK12
    • [13]SPLCK13 (def=0x0) // SPLCK13
    • [14]SPLCK14 (def=0x0) // SPLCK14
    • [15]SPLCK15 (def=0x0) // SPLCK15
    • [16]SPLCK16 (def=0x0) // SPLCK16
    • [17]SPLCK17 (def=0x0) // SPLCK17
    • [18]SPLCK18 (def=0x0) // SPLCK18
    • [19]SPLCK19 (def=0x0) // SPLCK19
    • [20]SPLCK20 (def=0x0) // SPLCK20
    • [21]SPLCK21 (def=0x0) // SPLCK21
    • [22]SPLCK22 (def=0x0) // SPLCK22
    • [23]SPLCK23 (def=0x0) // SPLCK23
    • [24]SPLCK24 (def=0x0) // SPLCK24
    • [25]SPLCK25 (def=0x0) // SPLCK25
    • [26]SPLCK26 (def=0x0) // SPLCK26
    • [27]SPLCK27 (def=0x0) // SPLCK27
    • [28]SPLCK28 (def=0x0) // SPLCK28
    • [29]SPLCK29 (def=0x0) // SPLCK29
    • [30]SPLCK30 (def=0x0) // SPLCK30
    • [31]SPLCK31 (def=0x0) // SPLCK31
  • 0x40032C14MPCBB1_CFGLOCK2// GTZC1 SRAMz MPCBB configuration lock register 2

    • [0]SPLCK32 (def=0x0) // SPLCK32
    • [1]SPLCK33 (def=0x0) // SPLCK33
    • [2]SPLCK34 (def=0x0) // SPLCK34
    • [3]SPLCK35 (def=0x0) // SPLCK35
    • [4]SPLCK36 (def=0x0) // SPLCK36
    • [5]SPLCK37 (def=0x0) // SPLCK37
    • [6]SPLCK38 (def=0x0) // SPLCK38
    • [7]SPLCK39 (def=0x0) // SPLCK39
    • [8]SPLCK40 (def=0x0) // SPLCK40
    • [9]SPLCK41 (def=0x0) // SPLCK41
    • [10]SPLCK42 (def=0x0) // SPLCK42
    • [11]SPLCK43 (def=0x0) // SPLCK43
    • [12]SPLCK44 (def=0x0) // SPLCK44
    • [13]SPLCK45 (def=0x0) // SPLCK45
    • [14]SPLCK46 (def=0x0) // SPLCK46
    • [15]SPLCK47 (def=0x0) // SPLCK47
    • [16]SPLCK48 (def=0x0) // SPLCK48
    • [17]SPLCK49 (def=0x0) // SPLCK49
    • [18]SPLCK50 (def=0x0) // SPLCK50
    • [19]SPLCK51 (def=0x0) // SPLCK51
  • 0x40032D00MPCBB1_SECCFGR0// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D04MPCBB1_SECCFGR1// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D08MPCBB1_SECCFGR2// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D0CMPCBB1_SECCFGR3// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D10MPCBB1_SECCFGR4// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D14MPCBB1_SECCFGR5// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D18MPCBB1_SECCFGR6// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D1CMPCBB1_SECCFGR7// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D20MPCBB1_SECCFGR8// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D24MPCBB1_SECCFGR9// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D28MPCBB1_SECCFGR10// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D2CMPCBB1_SECCFGR11// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D30MPCBB1_SECCFGR12// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D34MPCBB1_SECCFGR13// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D38MPCBB1_SECCFGR14// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D3CMPCBB1_SECCFGR15// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D40MPCBB1_SECCFGR16// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D44MPCBB1_SECCFGR17// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D48MPCBB1_SECCFGR18// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D4CMPCBB1_SECCFGR19// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D50MPCBB1_SECCFGR20// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D54MPCBB1_SECCFGR21// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D58MPCBB1_SECCFGR22// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D5CMPCBB1_SECCFGR23// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D60MPCBB1_SECCFGR24// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D64MPCBB1_SECCFGR25// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D68MPCBB1_SECCFGR26// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D6CMPCBB1_SECCFGR27// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D70MPCBB1_SECCFGR28// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D74MPCBB1_SECCFGR29// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D78MPCBB1_SECCFGR30// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D7CMPCBB1_SECCFGR31// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D80MPCBB1_SECCFGR32// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D84MPCBB1_SECCFGR33// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D88MPCBB1_SECCFGR34// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D8CMPCBB1_SECCFGR35// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D90MPCBB1_SECCFGR36// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D94MPCBB1_SECCFGR37// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D98MPCBB1_SECCFGR38// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032D9CMPCBB1_SECCFGR39// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032DA0MPCBB1_SECCFGR40// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032DA4MPCBB1_SECCFGR41// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032DA8MPCBB1_SECCFGR42// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032DACMPCBB1_SECCFGR43// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032DB0MPCBB1_SECCFGR44// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032DB4MPCBB1_SECCFGR45// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032DB8MPCBB1_SECCFGR46// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032DBCMPCBB1_SECCFGR47// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032DC0MPCBB1_SECCFGR48// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032DC4MPCBB1_SECCFGR49// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032DC8MPCBB1_SECCFGR50// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032DCCMPCBB1_SECCFGR51// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40032E00MPCBB1_PRIVCFGR0// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E04MPCBB1_PRIVCFGR1// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E08MPCBB1_PRIVCFGR2// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E0CMPCBB1_PRIVCFGR3// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E10MPCBB1_PRIVCFGR4// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E14MPCBB1_PRIVCFGR5// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E18MPCBB1_PRIVCFGR6// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E1CMPCBB1_PRIVCFGR7// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E20MPCBB1_PRIVCFGR8// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E24MPCBB1_PRIVCFGR9// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E28MPCBB1_PRIVCFGR10// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E2CMPCBB1_PRIVCFGR11// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E30MPCBB1_PRIVCFGR12// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E34MPCBB1_PRIVCFGR13// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E38MPCBB1_PRIVCFGR14// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E3CMPCBB1_PRIVCFGR15// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E40MPCBB1_PRIVCFGR16// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E44MPCBB1_PRIVCFGR17// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E48MPCBB1_PRIVCFGR18// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E4CMPCBB1_PRIVCFGR19// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E50MPCBB1_PRIVCFGR20// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E54MPCBB1_PRIVCFGR21// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E58MPCBB1_PRIVCFGR22// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E5CMPCBB1_PRIVCFGR23// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E60MPCBB1_PRIVCFGR24// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E64MPCBB1_PRIVCFGR25// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E68MPCBB1_PRIVCFGR26// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E6CMPCBB1_PRIVCFGR27// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E70MPCBB1_PRIVCFGR28// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E74MPCBB1_PRIVCFGR29// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E78MPCBB1_PRIVCFGR30// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E7CMPCBB1_PRIVCFGR31// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E80MPCBB1_PRIVCFGR32// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E84MPCBB1_PRIVCFGR33// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E88MPCBB1_PRIVCFGR34// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E8CMPCBB1_PRIVCFGR35// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E90MPCBB1_PRIVCFGR36// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E94MPCBB1_PRIVCFGR37// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E98MPCBB1_PRIVCFGR38// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032E9CMPCBB1_PRIVCFGR39// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032EA0MPCBB1_PRIVCFGR40// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032EA4MPCBB1_PRIVCFGR41// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032EA8MPCBB1_PRIVCFGR42// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032EACMPCBB1_PRIVCFGR43// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032EB0MPCBB1_PRIVCFGR44// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032EB4MPCBB1_PRIVCFGR45// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032EB8MPCBB1_PRIVCFGR46// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032EBCMPCBB1_PRIVCFGR47// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032EC0MPCBB1_PRIVCFGR48// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032EC4MPCBB1_PRIVCFGR49// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032EC8MPCBB1_PRIVCFGR50// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40032ECCMPCBB1_PRIVCFGR51// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  interrupts:
  • [0] GTZC // GTZC1/GTZC2 global interrupt
• 0x50032C00SEC_GTZC1_MPCBB1//

  • 0x50032C00MPCBB1_CR// MPCBB control register

    • [0]GLOCK (def=0x0) // lock the control register of the MPCBB until next reset
    • [30]INVSECSTATE (def=0x0) // SRAMx clocks security state
    • [31]SRWILADIS (def=0x0) // secure read/write illegal access disable
  • 0x50032C10MPCBB1_CFGLOCK1// GTZC1 SRAMz MPCBB configuration lock register 1

    • [0]SPLCK0 (def=0x0) // SPLCK0
    • [1]SPLCK1 (def=0x0) // SPLCK1
    • [2]SPLCK2 (def=0x0) // SPLCK2
    • [3]SPLCK3 (def=0x0) // SPLCK3
    • [4]SPLCK4 (def=0x0) // SPLCK4
    • [5]SPLCK5 (def=0x0) // SPLCK5
    • [6]SPLCK6 (def=0x0) // SPLCK6
    • [7]SPLCK7 (def=0x0) // SPLCK7
    • [8]SPLCK8 (def=0x0) // SPLCK8
    • [9]SPLCK9 (def=0x0) // SPLCK9
    • [10]SPLCK10 (def=0x0) // SPLCK10
    • [11]SPLCK11 (def=0x0) // SPLCK11
    • [12]SPLCK12 (def=0x0) // SPLCK12
    • [13]SPLCK13 (def=0x0) // SPLCK13
    • [14]SPLCK14 (def=0x0) // SPLCK14
    • [15]SPLCK15 (def=0x0) // SPLCK15
    • [16]SPLCK16 (def=0x0) // SPLCK16
    • [17]SPLCK17 (def=0x0) // SPLCK17
    • [18]SPLCK18 (def=0x0) // SPLCK18
    • [19]SPLCK19 (def=0x0) // SPLCK19
    • [20]SPLCK20 (def=0x0) // SPLCK20
    • [21]SPLCK21 (def=0x0) // SPLCK21
    • [22]SPLCK22 (def=0x0) // SPLCK22
    • [23]SPLCK23 (def=0x0) // SPLCK23
    • [24]SPLCK24 (def=0x0) // SPLCK24
    • [25]SPLCK25 (def=0x0) // SPLCK25
    • [26]SPLCK26 (def=0x0) // SPLCK26
    • [27]SPLCK27 (def=0x0) // SPLCK27
    • [28]SPLCK28 (def=0x0) // SPLCK28
    • [29]SPLCK29 (def=0x0) // SPLCK29
    • [30]SPLCK30 (def=0x0) // SPLCK30
    • [31]SPLCK31 (def=0x0) // SPLCK31
  • 0x50032C14MPCBB1_CFGLOCK2// GTZC1 SRAMz MPCBB configuration lock register 2

    • [0]SPLCK32 (def=0x0) // SPLCK32
    • [1]SPLCK33 (def=0x0) // SPLCK33
    • [2]SPLCK34 (def=0x0) // SPLCK34
    • [3]SPLCK35 (def=0x0) // SPLCK35
    • [4]SPLCK36 (def=0x0) // SPLCK36
    • [5]SPLCK37 (def=0x0) // SPLCK37
    • [6]SPLCK38 (def=0x0) // SPLCK38
    • [7]SPLCK39 (def=0x0) // SPLCK39
    • [8]SPLCK40 (def=0x0) // SPLCK40
    • [9]SPLCK41 (def=0x0) // SPLCK41
    • [10]SPLCK42 (def=0x0) // SPLCK42
    • [11]SPLCK43 (def=0x0) // SPLCK43
    • [12]SPLCK44 (def=0x0) // SPLCK44
    • [13]SPLCK45 (def=0x0) // SPLCK45
    • [14]SPLCK46 (def=0x0) // SPLCK46
    • [15]SPLCK47 (def=0x0) // SPLCK47
    • [16]SPLCK48 (def=0x0) // SPLCK48
    • [17]SPLCK49 (def=0x0) // SPLCK49
    • [18]SPLCK50 (def=0x0) // SPLCK50
    • [19]SPLCK51 (def=0x0) // SPLCK51
  • 0x50032D00MPCBB1_SECCFGR0// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D04MPCBB1_SECCFGR1// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D08MPCBB1_SECCFGR2// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D0CMPCBB1_SECCFGR3// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D10MPCBB1_SECCFGR4// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D14MPCBB1_SECCFGR5// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D18MPCBB1_SECCFGR6// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D1CMPCBB1_SECCFGR7// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D20MPCBB1_SECCFGR8// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D24MPCBB1_SECCFGR9// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D28MPCBB1_SECCFGR10// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D2CMPCBB1_SECCFGR11// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D30MPCBB1_SECCFGR12// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D34MPCBB1_SECCFGR13// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D38MPCBB1_SECCFGR14// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D3CMPCBB1_SECCFGR15// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D40MPCBB1_SECCFGR16// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D44MPCBB1_SECCFGR17// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D48MPCBB1_SECCFGR18// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D4CMPCBB1_SECCFGR19// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D50MPCBB1_SECCFGR20// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D54MPCBB1_SECCFGR21// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D58MPCBB1_SECCFGR22// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D5CMPCBB1_SECCFGR23// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D60MPCBB1_SECCFGR24// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D64MPCBB1_SECCFGR25// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D68MPCBB1_SECCFGR26// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D6CMPCBB1_SECCFGR27// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D70MPCBB1_SECCFGR28// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D74MPCBB1_SECCFGR29// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D78MPCBB1_SECCFGR30// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D7CMPCBB1_SECCFGR31// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D80MPCBB1_SECCFGR32// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D84MPCBB1_SECCFGR33// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D88MPCBB1_SECCFGR34// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D8CMPCBB1_SECCFGR35// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D90MPCBB1_SECCFGR36// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D94MPCBB1_SECCFGR37// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D98MPCBB1_SECCFGR38// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032D9CMPCBB1_SECCFGR39// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032DA0MPCBB1_SECCFGR40// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032DA4MPCBB1_SECCFGR41// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032DA8MPCBB1_SECCFGR42// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032DACMPCBB1_SECCFGR43// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032DB0MPCBB1_SECCFGR44// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032DB4MPCBB1_SECCFGR45// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032DB8MPCBB1_SECCFGR46// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032DBCMPCBB1_SECCFGR47// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032DC0MPCBB1_SECCFGR48// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032DC4MPCBB1_SECCFGR49// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032DC8MPCBB1_SECCFGR50// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032DCCMPCBB1_SECCFGR51// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50032E00MPCBB1_PRIVCFGR0// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E04MPCBB1_PRIVCFGR1// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E08MPCBB1_PRIVCFGR2// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E0CMPCBB1_PRIVCFGR3// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E10MPCBB1_PRIVCFGR4// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E14MPCBB1_PRIVCFGR5// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E18MPCBB1_PRIVCFGR6// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E1CMPCBB1_PRIVCFGR7// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E20MPCBB1_PRIVCFGR8// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E24MPCBB1_PRIVCFGR9// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E28MPCBB1_PRIVCFGR10// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E2CMPCBB1_PRIVCFGR11// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E30MPCBB1_PRIVCFGR12// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E34MPCBB1_PRIVCFGR13// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E38MPCBB1_PRIVCFGR14// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E3CMPCBB1_PRIVCFGR15// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E40MPCBB1_PRIVCFGR16// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E44MPCBB1_PRIVCFGR17// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E48MPCBB1_PRIVCFGR18// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E4CMPCBB1_PRIVCFGR19// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E50MPCBB1_PRIVCFGR20// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E54MPCBB1_PRIVCFGR21// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E58MPCBB1_PRIVCFGR22// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E5CMPCBB1_PRIVCFGR23// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E60MPCBB1_PRIVCFGR24// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E64MPCBB1_PRIVCFGR25// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E68MPCBB1_PRIVCFGR26// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E6CMPCBB1_PRIVCFGR27// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E70MPCBB1_PRIVCFGR28// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E74MPCBB1_PRIVCFGR29// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E78MPCBB1_PRIVCFGR30// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E7CMPCBB1_PRIVCFGR31// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E80MPCBB1_PRIVCFGR32// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E84MPCBB1_PRIVCFGR33// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E88MPCBB1_PRIVCFGR34// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E8CMPCBB1_PRIVCFGR35// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E90MPCBB1_PRIVCFGR36// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E94MPCBB1_PRIVCFGR37// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E98MPCBB1_PRIVCFGR38// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032E9CMPCBB1_PRIVCFGR39// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032EA0MPCBB1_PRIVCFGR40// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032EA4MPCBB1_PRIVCFGR41// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032EA8MPCBB1_PRIVCFGR42// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032EACMPCBB1_PRIVCFGR43// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032EB0MPCBB1_PRIVCFGR44// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032EB4MPCBB1_PRIVCFGR45// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032EB8MPCBB1_PRIVCFGR46// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032EBCMPCBB1_PRIVCFGR47// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032EC0MPCBB1_PRIVCFGR48// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032EC4MPCBB1_PRIVCFGR49// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032EC8MPCBB1_PRIVCFGR50// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50032ECCMPCBB1_PRIVCFGR51// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
• 0x40033000GTZC1_MPCBB2// GTZC1_MPCBB2

  • 0x40033000MPCBB2_CR// MPCBB control register

    • [0]GLOCK (def=0x0) // lock the control register of the MPCBB until next reset
    • [30]INVSECSTATE (def=0x0) // SRAMx clocks security state
    • [31]SRWILADIS (def=0x0) // secure read/write illegal access disable
  • 0x40033010MPCBB2_CFGLOCK1// GTZC1 SRAMz MPCBB configuration lock register

    • [0]SPLCK0 (def=0x0) // SPLCK0
    • [1]SPLCK1 (def=0x0) // SPLCK1
    • [2]SPLCK2 (def=0x0) // SPLCK2
    • [3]SPLCK3 (def=0x0) // SPLCK3
    • [4]SPLCK4 (def=0x0) // SPLCK4
    • [5]SPLCK5 (def=0x0) // SPLCK5
    • [6]SPLCK6 (def=0x0) // SPLCK6
    • [7]SPLCK7 (def=0x0) // SPLCK7
    • [8]SPLCK8 (def=0x0) // SPLCK8
    • [9]SPLCK9 (def=0x0) // SPLCK9
    • [10]SPLCK10 (def=0x0) // SPLCK10
    • [11]SPLCK11 (def=0x0) // SPLCK11
    • [12]SPLCK12 (def=0x0) // SPLCK12
    • [13]SPLCK13 (def=0x0) // SPLCK13
    • [14]SPLCK14 (def=0x0) // SPLCK14
    • [15]SPLCK15 (def=0x0) // SPLCK15
    • [16]SPLCK16 (def=0x0) // SPLCK16
    • [17]SPLCK17 (def=0x0) // SPLCK17
    • [18]SPLCK18 (def=0x0) // SPLCK18
    • [19]SPLCK19 (def=0x0) // SPLCK19
    • [20]SPLCK20 (def=0x0) // SPLCK20
    • [21]SPLCK21 (def=0x0) // SPLCK21
    • [22]SPLCK22 (def=0x0) // SPLCK22
    • [23]SPLCK23 (def=0x0) // SPLCK23
    • [24]SPLCK24 (def=0x0) // SPLCK24
    • [25]SPLCK25 (def=0x0) // SPLCK25
    • [26]SPLCK26 (def=0x0) // SPLCK26
    • [27]SPLCK27 (def=0x0) // SPLCK27
    • [28]SPLCK28 (def=0x0) // SPLCK28
    • [29]SPLCK29 (def=0x0) // SPLCK29
    • [30]SPLCK30 (def=0x0) // SPLCK30
    • [31]SPLCK31 (def=0x0) // SPLCK31
  • 0x40033014MPCBB2_CFGLOCK2// GTZC1 SRAMz MPCBB configuration lock register 2

    • [0]SPLCK32 (def=0x0) // SPLCK32
    • [1]SPLCK33 (def=0x0) // SPLCK33
    • [2]SPLCK34 (def=0x0) // SPLCK34
    • [3]SPLCK35 (def=0x0) // SPLCK35
    • [4]SPLCK36 (def=0x0) // SPLCK36
    • [5]SPLCK37 (def=0x0) // SPLCK37
    • [6]SPLCK38 (def=0x0) // SPLCK38
    • [7]SPLCK39 (def=0x0) // SPLCK39
    • [8]SPLCK40 (def=0x0) // SPLCK40
    • [9]SPLCK41 (def=0x0) // SPLCK41
    • [10]SPLCK42 (def=0x0) // SPLCK42
    • [11]SPLCK43 (def=0x0) // SPLCK43
    • [12]SPLCK44 (def=0x0) // SPLCK44
    • [13]SPLCK45 (def=0x0) // SPLCK45
    • [14]SPLCK46 (def=0x0) // SPLCK46
    • [15]SPLCK47 (def=0x0) // SPLCK47
    • [16]SPLCK48 (def=0x0) // SPLCK48
    • [17]SPLCK49 (def=0x0) // SPLCK49
    • [18]SPLCK50 (def=0x0) // SPLCK50
    • [19]SPLCK51 (def=0x0) // SPLCK51
  • 0x40033100MPCBB2_SECCFGR0// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033104MPCBB2_SECCFGR1// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033108MPCBB2_SECCFGR2// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003310CMPCBB2_SECCFGR3// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033110MPCBB2_SECCFGR4// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033114MPCBB2_SECCFGR5// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033118MPCBB2_SECCFGR6// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003311CMPCBB2_SECCFGR7// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033120MPCBB2_SECCFGR8// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033124MPCBB2_SECCFGR9// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033128MPCBB2_SECCFGR10// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003312CMPCBB2_SECCFGR11// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033130MPCBB2_SECCFGR12// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033134MPCBB2_SECCFGR13// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033138MPCBB2_SECCFGR14// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003313CMPCBB2_SECCFGR15// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033140MPCBB2_SECCFGR16// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033144MPCBB2_SECCFGR17// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033148MPCBB2_SECCFGR18// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003314CMPCBB2_SECCFGR19// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033150MPCBB2_SECCFGR20// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033154MPCBB2_SECCFGR21// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033158MPCBB2_SECCFGR22// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003315CMPCBB2_SECCFGR23// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033160MPCBB2_SECCFGR24// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033164MPCBB2_SECCFGR25// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033168MPCBB2_SECCFGR26// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003316CMPCBB2_SECCFGR27// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033170MPCBB2_SECCFGR28// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033174MPCBB2_SECCFGR29// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033178MPCBB2_SECCFGR30// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003317CMPCBB2_SECCFGR31// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033180MPCBB2_SECCFGR32// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033184MPCBB2_SECCFGR33// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033188MPCBB2_SECCFGR34// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003318CMPCBB2_SECCFGR35// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033190MPCBB2_SECCFGR36// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033194MPCBB2_SECCFGR37// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033198MPCBB2_SECCFGR38// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003319CMPCBB2_SECCFGR39// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400331A0MPCBB2_SECCFGR40// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400331A4MPCBB2_SECCFGR41// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400331A8MPCBB2_SECCFGR42// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400331ACMPCBB2_SECCFGR43// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400331B0MPCBB2_SECCFGR44// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400331B4MPCBB2_SECCFGR45// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400331B8MPCBB2_SECCFGR46// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400331BCMPCBB2_SECCFGR47// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400331C0MPCBB2_SECCFGR48// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400331C4MPCBB2_SECCFGR49// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400331C8MPCBB2_SECCFGR50// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400331CCMPCBB2_SECCFGR51// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033200MPCBB2_PRIVCFGR0// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033204MPCBB2_PRIVCFGR1// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033208MPCBB2_PRIVCFGR2// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003320CMPCBB2_PRIVCFGR3// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033210MPCBB2_PRIVCFGR4// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033214MPCBB2_PRIVCFGR5// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033218MPCBB2_PRIVCFGR6// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003321CMPCBB2_PRIVCFGR7// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033220MPCBB2_PRIVCFGR8// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033224MPCBB2_PRIVCFGR9// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033228MPCBB2_PRIVCFGR10// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003322CMPCBB2_PRIVCFGR11// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033230MPCBB2_PRIVCFGR12// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033234MPCBB2_PRIVCFGR13// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033238MPCBB2_PRIVCFGR14// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003323CMPCBB2_PRIVCFGR15// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033240MPCBB2_PRIVCFGR16// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033244MPCBB2_PRIVCFGR17// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033248MPCBB2_PRIVCFGR18// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003324CMPCBB2_PRIVCFGR19// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033250MPCBB2_PRIVCFGR20// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033254MPCBB2_PRIVCFGR21// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033258MPCBB2_PRIVCFGR22// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003325CMPCBB2_PRIVCFGR23// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033260MPCBB2_PRIVCFGR24// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033264MPCBB2_PRIVCFGR25// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033268MPCBB2_PRIVCFGR26// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003326CMPCBB2_PRIVCFGR27// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033270MPCBB2_PRIVCFGR28// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033274MPCBB2_PRIVCFGR29// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033278MPCBB2_PRIVCFGR30// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003327CMPCBB2_PRIVCFGR31// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033280MPCBB2_PRIVCFGR32// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033284MPCBB2_PRIVCFGR33// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033288MPCBB2_PRIVCFGR34// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003328CMPCBB2_PRIVCFGR35// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033290MPCBB2_PRIVCFGR36// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033294MPCBB2_PRIVCFGR37// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033298MPCBB2_PRIVCFGR38// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003329CMPCBB2_PRIVCFGR39// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400332A0MPCBB2_PRIVCFGR40// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400332A4MPCBB2_PRIVCFGR41// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400332A8MPCBB2_PRIVCFGR42// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400332ACMPCBB2_PRIVCFGR43// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400332B0MPCBB2_PRIVCFGR44// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400332B4MPCBB2_PRIVCFGR45// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400332B8MPCBB2_PRIVCFGR46// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400332BCMPCBB2_PRIVCFGR47// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400332C0MPCBB2_PRIVCFGR48// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400332C4MPCBB2_PRIVCFGR49// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400332C8MPCBB2_PRIVCFGR50// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400332CCMPCBB2_PRIVCFGR51// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
• 0x50033000SEC_GTZC1_MPCBB2//

  • 0x50033000MPCBB2_CR// MPCBB control register

    • [0]GLOCK (def=0x0) // lock the control register of the MPCBB until next reset
    • [30]INVSECSTATE (def=0x0) // SRAMx clocks security state
    • [31]SRWILADIS (def=0x0) // secure read/write illegal access disable
  • 0x50033010MPCBB2_CFGLOCK1// GTZC1 SRAMz MPCBB configuration lock register

    • [0]SPLCK0 (def=0x0) // SPLCK0
    • [1]SPLCK1 (def=0x0) // SPLCK1
    • [2]SPLCK2 (def=0x0) // SPLCK2
    • [3]SPLCK3 (def=0x0) // SPLCK3
    • [4]SPLCK4 (def=0x0) // SPLCK4
    • [5]SPLCK5 (def=0x0) // SPLCK5
    • [6]SPLCK6 (def=0x0) // SPLCK6
    • [7]SPLCK7 (def=0x0) // SPLCK7
    • [8]SPLCK8 (def=0x0) // SPLCK8
    • [9]SPLCK9 (def=0x0) // SPLCK9
    • [10]SPLCK10 (def=0x0) // SPLCK10
    • [11]SPLCK11 (def=0x0) // SPLCK11
    • [12]SPLCK12 (def=0x0) // SPLCK12
    • [13]SPLCK13 (def=0x0) // SPLCK13
    • [14]SPLCK14 (def=0x0) // SPLCK14
    • [15]SPLCK15 (def=0x0) // SPLCK15
    • [16]SPLCK16 (def=0x0) // SPLCK16
    • [17]SPLCK17 (def=0x0) // SPLCK17
    • [18]SPLCK18 (def=0x0) // SPLCK18
    • [19]SPLCK19 (def=0x0) // SPLCK19
    • [20]SPLCK20 (def=0x0) // SPLCK20
    • [21]SPLCK21 (def=0x0) // SPLCK21
    • [22]SPLCK22 (def=0x0) // SPLCK22
    • [23]SPLCK23 (def=0x0) // SPLCK23
    • [24]SPLCK24 (def=0x0) // SPLCK24
    • [25]SPLCK25 (def=0x0) // SPLCK25
    • [26]SPLCK26 (def=0x0) // SPLCK26
    • [27]SPLCK27 (def=0x0) // SPLCK27
    • [28]SPLCK28 (def=0x0) // SPLCK28
    • [29]SPLCK29 (def=0x0) // SPLCK29
    • [30]SPLCK30 (def=0x0) // SPLCK30
    • [31]SPLCK31 (def=0x0) // SPLCK31
  • 0x50033014MPCBB2_CFGLOCK2// GTZC1 SRAMz MPCBB configuration lock register 2

    • [0]SPLCK32 (def=0x0) // SPLCK32
    • [1]SPLCK33 (def=0x0) // SPLCK33
    • [2]SPLCK34 (def=0x0) // SPLCK34
    • [3]SPLCK35 (def=0x0) // SPLCK35
    • [4]SPLCK36 (def=0x0) // SPLCK36
    • [5]SPLCK37 (def=0x0) // SPLCK37
    • [6]SPLCK38 (def=0x0) // SPLCK38
    • [7]SPLCK39 (def=0x0) // SPLCK39
    • [8]SPLCK40 (def=0x0) // SPLCK40
    • [9]SPLCK41 (def=0x0) // SPLCK41
    • [10]SPLCK42 (def=0x0) // SPLCK42
    • [11]SPLCK43 (def=0x0) // SPLCK43
    • [12]SPLCK44 (def=0x0) // SPLCK44
    • [13]SPLCK45 (def=0x0) // SPLCK45
    • [14]SPLCK46 (def=0x0) // SPLCK46
    • [15]SPLCK47 (def=0x0) // SPLCK47
    • [16]SPLCK48 (def=0x0) // SPLCK48
    • [17]SPLCK49 (def=0x0) // SPLCK49
    • [18]SPLCK50 (def=0x0) // SPLCK50
    • [19]SPLCK51 (def=0x0) // SPLCK51
  • 0x50033100MPCBB2_SECCFGR0// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033104MPCBB2_SECCFGR1// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033108MPCBB2_SECCFGR2// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003310CMPCBB2_SECCFGR3// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033110MPCBB2_SECCFGR4// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033114MPCBB2_SECCFGR5// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033118MPCBB2_SECCFGR6// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003311CMPCBB2_SECCFGR7// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033120MPCBB2_SECCFGR8// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033124MPCBB2_SECCFGR9// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033128MPCBB2_SECCFGR10// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003312CMPCBB2_SECCFGR11// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033130MPCBB2_SECCFGR12// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033134MPCBB2_SECCFGR13// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033138MPCBB2_SECCFGR14// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003313CMPCBB2_SECCFGR15// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033140MPCBB2_SECCFGR16// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033144MPCBB2_SECCFGR17// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033148MPCBB2_SECCFGR18// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003314CMPCBB2_SECCFGR19// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033150MPCBB2_SECCFGR20// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033154MPCBB2_SECCFGR21// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033158MPCBB2_SECCFGR22// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003315CMPCBB2_SECCFGR23// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033160MPCBB2_SECCFGR24// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033164MPCBB2_SECCFGR25// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033168MPCBB2_SECCFGR26// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003316CMPCBB2_SECCFGR27// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033170MPCBB2_SECCFGR28// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033174MPCBB2_SECCFGR29// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033178MPCBB2_SECCFGR30// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003317CMPCBB2_SECCFGR31// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033180MPCBB2_SECCFGR32// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033184MPCBB2_SECCFGR33// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033188MPCBB2_SECCFGR34// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003318CMPCBB2_SECCFGR35// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033190MPCBB2_SECCFGR36// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033194MPCBB2_SECCFGR37// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033198MPCBB2_SECCFGR38// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003319CMPCBB2_SECCFGR39// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500331A0MPCBB2_SECCFGR40// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500331A4MPCBB2_SECCFGR41// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500331A8MPCBB2_SECCFGR42// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500331ACMPCBB2_SECCFGR43// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500331B0MPCBB2_SECCFGR44// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500331B4MPCBB2_SECCFGR45// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500331B8MPCBB2_SECCFGR46// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500331BCMPCBB2_SECCFGR47// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500331C0MPCBB2_SECCFGR48// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500331C4MPCBB2_SECCFGR49// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500331C8MPCBB2_SECCFGR50// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500331CCMPCBB2_SECCFGR51// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033200MPCBB2_PRIVCFGR0// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033204MPCBB2_PRIVCFGR1// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033208MPCBB2_PRIVCFGR2// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003320CMPCBB2_PRIVCFGR3// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033210MPCBB2_PRIVCFGR4// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033214MPCBB2_PRIVCFGR5// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033218MPCBB2_PRIVCFGR6// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003321CMPCBB2_PRIVCFGR7// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033220MPCBB2_PRIVCFGR8// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033224MPCBB2_PRIVCFGR9// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033228MPCBB2_PRIVCFGR10// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003322CMPCBB2_PRIVCFGR11// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033230MPCBB2_PRIVCFGR12// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033234MPCBB2_PRIVCFGR13// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033238MPCBB2_PRIVCFGR14// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003323CMPCBB2_PRIVCFGR15// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033240MPCBB2_PRIVCFGR16// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033244MPCBB2_PRIVCFGR17// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033248MPCBB2_PRIVCFGR18// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003324CMPCBB2_PRIVCFGR19// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033250MPCBB2_PRIVCFGR20// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033254MPCBB2_PRIVCFGR21// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033258MPCBB2_PRIVCFGR22// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003325CMPCBB2_PRIVCFGR23// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033260MPCBB2_PRIVCFGR24// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033264MPCBB2_PRIVCFGR25// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033268MPCBB2_PRIVCFGR26// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003326CMPCBB2_PRIVCFGR27// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033270MPCBB2_PRIVCFGR28// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033274MPCBB2_PRIVCFGR29// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033278MPCBB2_PRIVCFGR30// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003327CMPCBB2_PRIVCFGR31// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033280MPCBB2_PRIVCFGR32// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033284MPCBB2_PRIVCFGR33// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033288MPCBB2_PRIVCFGR34// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003328CMPCBB2_PRIVCFGR35// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033290MPCBB2_PRIVCFGR36// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033294MPCBB2_PRIVCFGR37// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033298MPCBB2_PRIVCFGR38// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003329CMPCBB2_PRIVCFGR39// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500332A0MPCBB2_PRIVCFGR40// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500332A4MPCBB2_PRIVCFGR41// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500332A8MPCBB2_PRIVCFGR42// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500332ACMPCBB2_PRIVCFGR43// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500332B0MPCBB2_PRIVCFGR44// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500332B4MPCBB2_PRIVCFGR45// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500332B8MPCBB2_PRIVCFGR46// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500332BCMPCBB2_PRIVCFGR47// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500332C0MPCBB2_PRIVCFGR48// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500332C4MPCBB2_PRIVCFGR49// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500332C8MPCBB2_PRIVCFGR50// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500332CCMPCBB2_PRIVCFGR51// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
• 0x40033400GTZC1_MPCBB3// GTZC1_MPCBB3

  • 0x40033400MPCBB3_CR// MPCBB control register

    • [0]GLOCK (def=0x0) // lock the control register of the MPCBB until next reset
    • [30]INVSECSTATE (def=0x0) // SRAMx clocks security state
    • [31]SRWILADIS (def=0x0) // secure read/write illegal access disable
  • 0x40033410MPCBB3_CFGLOCK1// GTZC1 SRAMz MPCBB configuration lock register

    • [0]SPLCK0 (def=0x0) // SPLCK0
    • [1]SPLCK1 (def=0x0) // SPLCK1
    • [2]SPLCK2 (def=0x0) // SPLCK2
    • [3]SPLCK3 (def=0x0) // SPLCK3
    • [4]SPLCK4 (def=0x0) // SPLCK4
    • [5]SPLCK5 (def=0x0) // SPLCK5
    • [6]SPLCK6 (def=0x0) // SPLCK6
    • [7]SPLCK7 (def=0x0) // SPLCK7
    • [8]SPLCK8 (def=0x0) // SPLCK8
    • [9]SPLCK9 (def=0x0) // SPLCK9
    • [10]SPLCK10 (def=0x0) // SPLCK10
    • [11]SPLCK11 (def=0x0) // SPLCK11
    • [12]SPLCK12 (def=0x0) // SPLCK12
    • [13]SPLCK13 (def=0x0) // SPLCK13
    • [14]SPLCK14 (def=0x0) // SPLCK14
    • [15]SPLCK15 (def=0x0) // SPLCK15
    • [16]SPLCK16 (def=0x0) // SPLCK16
    • [17]SPLCK17 (def=0x0) // SPLCK17
    • [18]SPLCK18 (def=0x0) // SPLCK18
    • [19]SPLCK19 (def=0x0) // SPLCK19
    • [20]SPLCK20 (def=0x0) // SPLCK20
    • [21]SPLCK21 (def=0x0) // SPLCK21
    • [22]SPLCK22 (def=0x0) // SPLCK22
    • [23]SPLCK23 (def=0x0) // SPLCK23
    • [24]SPLCK24 (def=0x0) // SPLCK24
    • [25]SPLCK25 (def=0x0) // SPLCK25
    • [26]SPLCK26 (def=0x0) // SPLCK26
    • [27]SPLCK27 (def=0x0) // SPLCK27
    • [28]SPLCK28 (def=0x0) // SPLCK28
    • [29]SPLCK29 (def=0x0) // SPLCK29
    • [30]SPLCK30 (def=0x0) // SPLCK30
    • [31]SPLCK31 (def=0x0) // SPLCK31
  • 0x40033414MPCBB3_CFGLOCK2// GTZC1 SRAMz MPCBB configuration lock register 2

    • [0]SPLCK32 (def=0x0) // SPLCK32
    • [1]SPLCK33 (def=0x0) // SPLCK33
    • [2]SPLCK34 (def=0x0) // SPLCK34
    • [3]SPLCK35 (def=0x0) // SPLCK35
    • [4]SPLCK36 (def=0x0) // SPLCK36
    • [5]SPLCK37 (def=0x0) // SPLCK37
    • [6]SPLCK38 (def=0x0) // SPLCK38
    • [7]SPLCK39 (def=0x0) // SPLCK39
    • [8]SPLCK40 (def=0x0) // SPLCK40
    • [9]SPLCK41 (def=0x0) // SPLCK41
    • [10]SPLCK42 (def=0x0) // SPLCK42
    • [11]SPLCK43 (def=0x0) // SPLCK43
    • [12]SPLCK44 (def=0x0) // SPLCK44
    • [13]SPLCK45 (def=0x0) // SPLCK45
    • [14]SPLCK46 (def=0x0) // SPLCK46
    • [15]SPLCK47 (def=0x0) // SPLCK47
    • [16]SPLCK48 (def=0x0) // SPLCK48
    • [17]SPLCK49 (def=0x0) // SPLCK49
    • [18]SPLCK50 (def=0x0) // SPLCK50
    • [19]SPLCK51 (def=0x0) // SPLCK51
  • 0x40033500MPCBB3_SECCFGR0// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033504MPCBB3_SECCFGR1// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033508MPCBB3_SECCFGR2// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003350CMPCBB3_SECCFGR3// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033510MPCBB3_SECCFGR4// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033514MPCBB3_SECCFGR5// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033518MPCBB3_SECCFGR6// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003351CMPCBB3_SECCFGR7// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033520MPCBB3_SECCFGR8// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033524MPCBB3_SECCFGR9// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033528MPCBB3_SECCFGR10// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003352CMPCBB3_SECCFGR11// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033530MPCBB3_SECCFGR12// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033534MPCBB3_SECCFGR13// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033538MPCBB3_SECCFGR14// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003353CMPCBB3_SECCFGR15// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033540MPCBB3_SECCFGR16// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033544MPCBB3_SECCFGR17// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033548MPCBB3_SECCFGR18// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003354CMPCBB3_SECCFGR19// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033550MPCBB3_SECCFGR20// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033554MPCBB3_SECCFGR21// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033558MPCBB3_SECCFGR22// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003355CMPCBB3_SECCFGR23// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033560MPCBB3_SECCFGR24// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033564MPCBB3_SECCFGR25// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033568MPCBB3_SECCFGR26// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003356CMPCBB3_SECCFGR27// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033570MPCBB3_SECCFGR28// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033574MPCBB3_SECCFGR29// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033578MPCBB3_SECCFGR30// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003357CMPCBB3_SECCFGR31// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033580MPCBB3_SECCFGR32// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033584MPCBB3_SECCFGR33// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033588MPCBB3_SECCFGR34// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003358CMPCBB3_SECCFGR35// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033590MPCBB3_SECCFGR36// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033594MPCBB3_SECCFGR37// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033598MPCBB3_SECCFGR38// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003359CMPCBB3_SECCFGR39// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400335A0MPCBB3_SECCFGR40// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400335A4MPCBB3_SECCFGR41// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400335A8MPCBB3_SECCFGR42// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400335ACMPCBB3_SECCFGR43// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400335B0MPCBB3_SECCFGR44// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400335B4MPCBB3_SECCFGR45// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400335B8MPCBB3_SECCFGR46// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400335BCMPCBB3_SECCFGR47// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400335C0MPCBB3_SECCFGR48// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400335C4MPCBB3_SECCFGR49// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400335C8MPCBB3_SECCFGR50// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400335CCMPCBB3_SECCFGR51// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033600MPCBB3_PRIVCFGR0// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033604MPCBB3_PRIVCFGR1// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033608MPCBB3_PRIVCFGR2// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003360CMPCBB3_PRIVCFGR3// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033610MPCBB3_PRIVCFGR4// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033614MPCBB3_PRIVCFGR5// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033618MPCBB3_PRIVCFGR6// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003361CMPCBB3_PRIVCFGR7// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033620MPCBB3_PRIVCFGR8// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033624MPCBB3_PRIVCFGR9// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033628MPCBB3_PRIVCFGR10// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003362CMPCBB3_PRIVCFGR11// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033630MPCBB3_PRIVCFGR12// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033634MPCBB3_PRIVCFGR13// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033638MPCBB3_PRIVCFGR14// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003363CMPCBB3_PRIVCFGR15// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033640MPCBB3_PRIVCFGR16// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033644MPCBB3_PRIVCFGR17// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033648MPCBB3_PRIVCFGR18// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003364CMPCBB3_PRIVCFGR19// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033650MPCBB3_PRIVCFGR20// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033654MPCBB3_PRIVCFGR21// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033658MPCBB3_PRIVCFGR22// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003365CMPCBB3_PRIVCFGR23// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033660MPCBB3_PRIVCFGR24// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033664MPCBB3_PRIVCFGR25// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033668MPCBB3_PRIVCFGR26// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003366CMPCBB3_PRIVCFGR27// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033670MPCBB3_PRIVCFGR28// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033674MPCBB3_PRIVCFGR29// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033678MPCBB3_PRIVCFGR30// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003367CMPCBB3_PRIVCFGR31// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033680MPCBB3_PRIVCFGR32// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033684MPCBB3_PRIVCFGR33// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033688MPCBB3_PRIVCFGR34// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003368CMPCBB3_PRIVCFGR35// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033690MPCBB3_PRIVCFGR36// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033694MPCBB3_PRIVCFGR37// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033698MPCBB3_PRIVCFGR38// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x4003369CMPCBB3_PRIVCFGR39// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400336A0MPCBB3_PRIVCFGR40// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400336A4MPCBB3_PRIVCFGR41// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400336A8MPCBB3_PRIVCFGR42// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400336ACMPCBB3_PRIVCFGR43// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400336B0MPCBB3_PRIVCFGR44// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400336B4MPCBB3_PRIVCFGR45// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400336B8MPCBB3_PRIVCFGR46// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400336BCMPCBB3_PRIVCFGR47// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400336C0MPCBB3_PRIVCFGR48// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400336C4MPCBB3_PRIVCFGR49// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400336C8MPCBB3_PRIVCFGR50// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x400336CCMPCBB3_PRIVCFGR51// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
• 0x50033400SEC_GTZC1_MPCBB3//

  • 0x50033400MPCBB3_CR// MPCBB control register

    • [0]GLOCK (def=0x0) // lock the control register of the MPCBB until next reset
    • [30]INVSECSTATE (def=0x0) // SRAMx clocks security state
    • [31]SRWILADIS (def=0x0) // secure read/write illegal access disable
  • 0x50033410MPCBB3_CFGLOCK1// GTZC1 SRAMz MPCBB configuration lock register

    • [0]SPLCK0 (def=0x0) // SPLCK0
    • [1]SPLCK1 (def=0x0) // SPLCK1
    • [2]SPLCK2 (def=0x0) // SPLCK2
    • [3]SPLCK3 (def=0x0) // SPLCK3
    • [4]SPLCK4 (def=0x0) // SPLCK4
    • [5]SPLCK5 (def=0x0) // SPLCK5
    • [6]SPLCK6 (def=0x0) // SPLCK6
    • [7]SPLCK7 (def=0x0) // SPLCK7
    • [8]SPLCK8 (def=0x0) // SPLCK8
    • [9]SPLCK9 (def=0x0) // SPLCK9
    • [10]SPLCK10 (def=0x0) // SPLCK10
    • [11]SPLCK11 (def=0x0) // SPLCK11
    • [12]SPLCK12 (def=0x0) // SPLCK12
    • [13]SPLCK13 (def=0x0) // SPLCK13
    • [14]SPLCK14 (def=0x0) // SPLCK14
    • [15]SPLCK15 (def=0x0) // SPLCK15
    • [16]SPLCK16 (def=0x0) // SPLCK16
    • [17]SPLCK17 (def=0x0) // SPLCK17
    • [18]SPLCK18 (def=0x0) // SPLCK18
    • [19]SPLCK19 (def=0x0) // SPLCK19
    • [20]SPLCK20 (def=0x0) // SPLCK20
    • [21]SPLCK21 (def=0x0) // SPLCK21
    • [22]SPLCK22 (def=0x0) // SPLCK22
    • [23]SPLCK23 (def=0x0) // SPLCK23
    • [24]SPLCK24 (def=0x0) // SPLCK24
    • [25]SPLCK25 (def=0x0) // SPLCK25
    • [26]SPLCK26 (def=0x0) // SPLCK26
    • [27]SPLCK27 (def=0x0) // SPLCK27
    • [28]SPLCK28 (def=0x0) // SPLCK28
    • [29]SPLCK29 (def=0x0) // SPLCK29
    • [30]SPLCK30 (def=0x0) // SPLCK30
    • [31]SPLCK31 (def=0x0) // SPLCK31
  • 0x50033414MPCBB3_CFGLOCK2// GTZC1 SRAMz MPCBB configuration lock register 2

    • [0]SPLCK32 (def=0x0) // SPLCK32
    • [1]SPLCK33 (def=0x0) // SPLCK33
    • [2]SPLCK34 (def=0x0) // SPLCK34
    • [3]SPLCK35 (def=0x0) // SPLCK35
    • [4]SPLCK36 (def=0x0) // SPLCK36
    • [5]SPLCK37 (def=0x0) // SPLCK37
    • [6]SPLCK38 (def=0x0) // SPLCK38
    • [7]SPLCK39 (def=0x0) // SPLCK39
    • [8]SPLCK40 (def=0x0) // SPLCK40
    • [9]SPLCK41 (def=0x0) // SPLCK41
    • [10]SPLCK42 (def=0x0) // SPLCK42
    • [11]SPLCK43 (def=0x0) // SPLCK43
    • [12]SPLCK44 (def=0x0) // SPLCK44
    • [13]SPLCK45 (def=0x0) // SPLCK45
    • [14]SPLCK46 (def=0x0) // SPLCK46
    • [15]SPLCK47 (def=0x0) // SPLCK47
    • [16]SPLCK48 (def=0x0) // SPLCK48
    • [17]SPLCK49 (def=0x0) // SPLCK49
    • [18]SPLCK50 (def=0x0) // SPLCK50
    • [19]SPLCK51 (def=0x0) // SPLCK51
  • 0x50033500MPCBB3_SECCFGR0// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033504MPCBB3_SECCFGR1// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033508MPCBB3_SECCFGR2// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003350CMPCBB3_SECCFGR3// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033510MPCBB3_SECCFGR4// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033514MPCBB3_SECCFGR5// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033518MPCBB3_SECCFGR6// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003351CMPCBB3_SECCFGR7// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033520MPCBB3_SECCFGR8// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033524MPCBB3_SECCFGR9// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033528MPCBB3_SECCFGR10// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003352CMPCBB3_SECCFGR11// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033530MPCBB3_SECCFGR12// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033534MPCBB3_SECCFGR13// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033538MPCBB3_SECCFGR14// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003353CMPCBB3_SECCFGR15// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033540MPCBB3_SECCFGR16// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033544MPCBB3_SECCFGR17// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033548MPCBB3_SECCFGR18// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003354CMPCBB3_SECCFGR19// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033550MPCBB3_SECCFGR20// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033554MPCBB3_SECCFGR21// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033558MPCBB3_SECCFGR22// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003355CMPCBB3_SECCFGR23// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033560MPCBB3_SECCFGR24// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033564MPCBB3_SECCFGR25// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033568MPCBB3_SECCFGR26// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003356CMPCBB3_SECCFGR27// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033570MPCBB3_SECCFGR28// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033574MPCBB3_SECCFGR29// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033578MPCBB3_SECCFGR30// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003357CMPCBB3_SECCFGR31// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033580MPCBB3_SECCFGR32// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033584MPCBB3_SECCFGR33// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033588MPCBB3_SECCFGR34// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003358CMPCBB3_SECCFGR35// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033590MPCBB3_SECCFGR36// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033594MPCBB3_SECCFGR37// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033598MPCBB3_SECCFGR38// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003359CMPCBB3_SECCFGR39// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500335A0MPCBB3_SECCFGR40// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500335A4MPCBB3_SECCFGR41// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500335A8MPCBB3_SECCFGR42// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500335ACMPCBB3_SECCFGR43// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500335B0MPCBB3_SECCFGR44// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500335B4MPCBB3_SECCFGR45// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500335B8MPCBB3_SECCFGR46// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500335BCMPCBB3_SECCFGR47// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500335C0MPCBB3_SECCFGR48// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500335C4MPCBB3_SECCFGR49// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500335C8MPCBB3_SECCFGR50// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500335CCMPCBB3_SECCFGR51// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033600MPCBB3_PRIVCFGR0// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033604MPCBB3_PRIVCFGR1// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033608MPCBB3_PRIVCFGR2// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003360CMPCBB3_PRIVCFGR3// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033610MPCBB3_PRIVCFGR4// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033614MPCBB3_PRIVCFGR5// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033618MPCBB3_PRIVCFGR6// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003361CMPCBB3_PRIVCFGR7// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033620MPCBB3_PRIVCFGR8// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033624MPCBB3_PRIVCFGR9// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033628MPCBB3_PRIVCFGR10// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003362CMPCBB3_PRIVCFGR11// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033630MPCBB3_PRIVCFGR12// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033634MPCBB3_PRIVCFGR13// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033638MPCBB3_PRIVCFGR14// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003363CMPCBB3_PRIVCFGR15// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033640MPCBB3_PRIVCFGR16// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033644MPCBB3_PRIVCFGR17// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033648MPCBB3_PRIVCFGR18// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003364CMPCBB3_PRIVCFGR19// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033650MPCBB3_PRIVCFGR20// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033654MPCBB3_PRIVCFGR21// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033658MPCBB3_PRIVCFGR22// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003365CMPCBB3_PRIVCFGR23// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033660MPCBB3_PRIVCFGR24// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033664MPCBB3_PRIVCFGR25// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033668MPCBB3_PRIVCFGR26// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003366CMPCBB3_PRIVCFGR27// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033670MPCBB3_PRIVCFGR28// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033674MPCBB3_PRIVCFGR29// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033678MPCBB3_PRIVCFGR30// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003367CMPCBB3_PRIVCFGR31// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033680MPCBB3_PRIVCFGR32// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033684MPCBB3_PRIVCFGR33// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033688MPCBB3_PRIVCFGR34// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003368CMPCBB3_PRIVCFGR35// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033690MPCBB3_PRIVCFGR36// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033694MPCBB3_PRIVCFGR37// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033698MPCBB3_PRIVCFGR38// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x5003369CMPCBB3_PRIVCFGR39// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500336A0MPCBB3_PRIVCFGR40// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500336A4MPCBB3_PRIVCFGR41// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500336A8MPCBB3_PRIVCFGR42// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500336ACMPCBB3_PRIVCFGR43// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500336B0MPCBB3_PRIVCFGR44// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500336B4MPCBB3_PRIVCFGR45// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500336B8MPCBB3_PRIVCFGR46// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500336BCMPCBB3_PRIVCFGR47// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500336C0MPCBB3_PRIVCFGR48// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500336C4MPCBB3_PRIVCFGR49// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500336C8MPCBB3_PRIVCFGR50// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x500336CCMPCBB3_PRIVCFGR51// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
• 0x40033800GTZC1_MPCBB5// GTZC1_MPCBB5

  • 0x40033800MPCBB5_CR// MPCBB control register

    • [0]GLOCK (def=0x0) // lock the control register of the MPCBB until next reset
    • [30]INVSECSTATE (def=0x0) // SRAMx clocks security state
    • [31]SRWILADIS (def=0x0) // secure read/write illegal access disable
  • 0x40033810MPCBB5_CFGLOCK1// GTZC1 SRAMz MPCBB configuration lock register

    • [0]SPLCK0 (def=0x0) // SPLCK0
    • [1]SPLCK1 (def=0x0) // SPLCK1
    • [2]SPLCK2 (def=0x0) // SPLCK2
    • [3]SPLCK3 (def=0x0) // SPLCK3
    • [4]SPLCK4 (def=0x0) // SPLCK4
    • [5]SPLCK5 (def=0x0) // SPLCK5
    • [6]SPLCK6 (def=0x0) // SPLCK6
    • [7]SPLCK7 (def=0x0) // SPLCK7
    • [8]SPLCK8 (def=0x0) // SPLCK8
    • [9]SPLCK9 (def=0x0) // SPLCK9
    • [10]SPLCK10 (def=0x0) // SPLCK10
    • [11]SPLCK11 (def=0x0) // SPLCK11
    • [12]SPLCK12 (def=0x0) // SPLCK12
    • [13]SPLCK13 (def=0x0) // SPLCK13
    • [14]SPLCK14 (def=0x0) // SPLCK14
    • [15]SPLCK15 (def=0x0) // SPLCK15
    • [16]SPLCK16 (def=0x0) // SPLCK16
    • [17]SPLCK17 (def=0x0) // SPLCK17
    • [18]SPLCK18 (def=0x0) // SPLCK18
    • [19]SPLCK19 (def=0x0) // SPLCK19
    • [20]SPLCK20 (def=0x0) // SPLCK20
    • [21]SPLCK21 (def=0x0) // SPLCK21
    • [22]SPLCK22 (def=0x0) // SPLCK22
    • [23]SPLCK23 (def=0x0) // SPLCK23
    • [24]SPLCK24 (def=0x0) // SPLCK24
    • [25]SPLCK25 (def=0x0) // SPLCK25
    • [26]SPLCK26 (def=0x0) // SPLCK26
    • [27]SPLCK27 (def=0x0) // SPLCK27
    • [28]SPLCK28 (def=0x0) // SPLCK28
    • [29]SPLCK29 (def=0x0) // SPLCK29
    • [30]SPLCK30 (def=0x0) // SPLCK30
    • [31]SPLCK31 (def=0x0) // SPLCK31
  • 0x40033814MPCBB5_CFGLOCK2// GTZC1 SRAMz MPCBB configuration lock register 2

    • [0]SPLCK32 (def=0x0) // SPLCK32
    • [1]SPLCK33 (def=0x0) // SPLCK33
    • [2]SPLCK34 (def=0x0) // SPLCK34
    • [3]SPLCK35 (def=0x0) // SPLCK35
    • [4]SPLCK36 (def=0x0) // SPLCK36
    • [5]SPLCK37 (def=0x0) // SPLCK37
    • [6]SPLCK38 (def=0x0) // SPLCK38
    • [7]SPLCK39 (def=0x0) // SPLCK39
    • [8]SPLCK40 (def=0x0) // SPLCK40
    • [9]SPLCK41 (def=0x0) // SPLCK41
    • [10]SPLCK42 (def=0x0) // SPLCK42
    • [11]SPLCK43 (def=0x0) // SPLCK43
    • [12]SPLCK44 (def=0x0) // SPLCK44
    • [13]SPLCK45 (def=0x0) // SPLCK45
    • [14]SPLCK46 (def=0x0) // SPLCK46
    • [15]SPLCK47 (def=0x0) // SPLCK47
    • [16]SPLCK48 (def=0x0) // SPLCK48
    • [17]SPLCK49 (def=0x0) // SPLCK49
    • [18]SPLCK50 (def=0x0) // SPLCK50
    • [19]SPLCK51 (def=0x0) // SPLCK51
  • 0x40033900MPCBB5_SECCFGR0// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033904MPCBB5_SECCFGR1// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033908MPCBB5_SECCFGR2// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003390CMPCBB5_SECCFGR3// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033910MPCBB5_SECCFGR4// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033914MPCBB5_SECCFGR5// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033918MPCBB5_SECCFGR6// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003391CMPCBB5_SECCFGR7// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033920MPCBB5_SECCFGR8// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033924MPCBB5_SECCFGR9// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033928MPCBB5_SECCFGR10// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003392CMPCBB5_SECCFGR11// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033930MPCBB5_SECCFGR12// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033934MPCBB5_SECCFGR13// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033938MPCBB5_SECCFGR14// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003393CMPCBB5_SECCFGR15// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033940MPCBB5_SECCFGR16// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033944MPCBB5_SECCFGR17// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033948MPCBB5_SECCFGR18// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003394CMPCBB5_SECCFGR19// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033950MPCBB5_SECCFGR20// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033954MPCBB5_SECCFGR21// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033958MPCBB5_SECCFGR22// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003395CMPCBB5_SECCFGR23// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033960MPCBB5_SECCFGR24// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033964MPCBB5_SECCFGR25// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033968MPCBB5_SECCFGR26// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003396CMPCBB5_SECCFGR27// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033970MPCBB5_SECCFGR28// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033974MPCBB5_SECCFGR29// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033978MPCBB5_SECCFGR30// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003397CMPCBB5_SECCFGR31// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033980MPCBB5_SECCFGR32// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033984MPCBB5_SECCFGR33// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033988MPCBB5_SECCFGR34// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003398CMPCBB5_SECCFGR35// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033990MPCBB5_SECCFGR36// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033994MPCBB5_SECCFGR37// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033998MPCBB5_SECCFGR38// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x4003399CMPCBB5_SECCFGR39// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400339A0MPCBB5_SECCFGR40// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400339A4MPCBB5_SECCFGR41// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400339A8MPCBB5_SECCFGR42// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400339ACMPCBB5_SECCFGR43// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400339B0MPCBB5_SECCFGR44// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400339B4MPCBB5_SECCFGR45// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400339B8MPCBB5_SECCFGR46// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400339BCMPCBB5_SECCFGR47// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400339C0MPCBB5_SECCFGR48// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400339C4MPCBB5_SECCFGR49// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400339C8MPCBB5_SECCFGR50// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x400339CCMPCBB5_SECCFGR51// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x40033A00MPCBB5_PRIVCFGR0// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A04MPCBB5_PRIVCFGR1// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A08MPCBB5_PRIVCFGR2// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A0CMPCBB5_PRIVCFGR3// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A10MPCBB5_PRIVCFGR4// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A14MPCBB5_PRIVCFGR5// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A18MPCBB5_PRIVCFGR6// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A1CMPCBB5_PRIVCFGR7// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A20MPCBB5_PRIVCFGR8// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A24MPCBB5_PRIVCFGR9// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A28MPCBB5_PRIVCFGR10// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A2CMPCBB5_PRIVCFGR11// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A30MPCBB5_PRIVCFGR12// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A34MPCBB5_PRIVCFGR13// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A38MPCBB5_PRIVCFGR14// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A3CMPCBB5_PRIVCFGR15// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A40MPCBB5_PRIVCFGR16// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A44MPCBB5_PRIVCFGR17// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A48MPCBB5_PRIVCFGR18// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A4CMPCBB5_PRIVCFGR19// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A50MPCBB5_PRIVCFGR20// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A54MPCBB5_PRIVCFGR21// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A58MPCBB5_PRIVCFGR22// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A5CMPCBB5_PRIVCFGR23// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A60MPCBB5_PRIVCFGR24// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A64MPCBB5_PRIVCFGR25// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A68MPCBB5_PRIVCFGR26// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A6CMPCBB5_PRIVCFGR27// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A70MPCBB5_PRIVCFGR28// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A74MPCBB5_PRIVCFGR29// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A78MPCBB5_PRIVCFGR30// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A7CMPCBB5_PRIVCFGR31// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A80MPCBB5_PRIVCFGR32// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A84MPCBB5_PRIVCFGR33// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A88MPCBB5_PRIVCFGR34// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A8CMPCBB5_PRIVCFGR35// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A90MPCBB5_PRIVCFGR36// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A94MPCBB5_PRIVCFGR37// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A98MPCBB5_PRIVCFGR38// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033A9CMPCBB5_PRIVCFGR39// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033AA0MPCBB5_PRIVCFGR40// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033AA4MPCBB5_PRIVCFGR41// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033AA8MPCBB5_PRIVCFGR42// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033AACMPCBB5_PRIVCFGR43// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033AB0MPCBB5_PRIVCFGR44// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033AB4MPCBB5_PRIVCFGR45// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033AB8MPCBB5_PRIVCFGR46// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033ABCMPCBB5_PRIVCFGR47// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033AC0MPCBB5_PRIVCFGR48// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033AC4MPCBB5_PRIVCFGR49// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033AC8MPCBB5_PRIVCFGR50// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x40033ACCMPCBB5_PRIVCFGR51// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
• 0x50033800SEC_GTZC1_MPCBB5//

  • 0x50033800MPCBB5_CR// MPCBB control register

    • [0]GLOCK (def=0x0) // lock the control register of the MPCBB until next reset
    • [30]INVSECSTATE (def=0x0) // SRAMx clocks security state
    • [31]SRWILADIS (def=0x0) // secure read/write illegal access disable
  • 0x50033810MPCBB5_CFGLOCK1// GTZC1 SRAMz MPCBB configuration lock register

    • [0]SPLCK0 (def=0x0) // SPLCK0
    • [1]SPLCK1 (def=0x0) // SPLCK1
    • [2]SPLCK2 (def=0x0) // SPLCK2
    • [3]SPLCK3 (def=0x0) // SPLCK3
    • [4]SPLCK4 (def=0x0) // SPLCK4
    • [5]SPLCK5 (def=0x0) // SPLCK5
    • [6]SPLCK6 (def=0x0) // SPLCK6
    • [7]SPLCK7 (def=0x0) // SPLCK7
    • [8]SPLCK8 (def=0x0) // SPLCK8
    • [9]SPLCK9 (def=0x0) // SPLCK9
    • [10]SPLCK10 (def=0x0) // SPLCK10
    • [11]SPLCK11 (def=0x0) // SPLCK11
    • [12]SPLCK12 (def=0x0) // SPLCK12
    • [13]SPLCK13 (def=0x0) // SPLCK13
    • [14]SPLCK14 (def=0x0) // SPLCK14
    • [15]SPLCK15 (def=0x0) // SPLCK15
    • [16]SPLCK16 (def=0x0) // SPLCK16
    • [17]SPLCK17 (def=0x0) // SPLCK17
    • [18]SPLCK18 (def=0x0) // SPLCK18
    • [19]SPLCK19 (def=0x0) // SPLCK19
    • [20]SPLCK20 (def=0x0) // SPLCK20
    • [21]SPLCK21 (def=0x0) // SPLCK21
    • [22]SPLCK22 (def=0x0) // SPLCK22
    • [23]SPLCK23 (def=0x0) // SPLCK23
    • [24]SPLCK24 (def=0x0) // SPLCK24
    • [25]SPLCK25 (def=0x0) // SPLCK25
    • [26]SPLCK26 (def=0x0) // SPLCK26
    • [27]SPLCK27 (def=0x0) // SPLCK27
    • [28]SPLCK28 (def=0x0) // SPLCK28
    • [29]SPLCK29 (def=0x0) // SPLCK29
    • [30]SPLCK30 (def=0x0) // SPLCK30
    • [31]SPLCK31 (def=0x0) // SPLCK31
  • 0x50033814MPCBB5_CFGLOCK2// GTZC1 SRAMz MPCBB configuration lock register 2

    • [0]SPLCK32 (def=0x0) // SPLCK32
    • [1]SPLCK33 (def=0x0) // SPLCK33
    • [2]SPLCK34 (def=0x0) // SPLCK34
    • [3]SPLCK35 (def=0x0) // SPLCK35
    • [4]SPLCK36 (def=0x0) // SPLCK36
    • [5]SPLCK37 (def=0x0) // SPLCK37
    • [6]SPLCK38 (def=0x0) // SPLCK38
    • [7]SPLCK39 (def=0x0) // SPLCK39
    • [8]SPLCK40 (def=0x0) // SPLCK40
    • [9]SPLCK41 (def=0x0) // SPLCK41
    • [10]SPLCK42 (def=0x0) // SPLCK42
    • [11]SPLCK43 (def=0x0) // SPLCK43
    • [12]SPLCK44 (def=0x0) // SPLCK44
    • [13]SPLCK45 (def=0x0) // SPLCK45
    • [14]SPLCK46 (def=0x0) // SPLCK46
    • [15]SPLCK47 (def=0x0) // SPLCK47
    • [16]SPLCK48 (def=0x0) // SPLCK48
    • [17]SPLCK49 (def=0x0) // SPLCK49
    • [18]SPLCK50 (def=0x0) // SPLCK50
    • [19]SPLCK51 (def=0x0) // SPLCK51
  • 0x50033900MPCBB5_SECCFGR0// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033904MPCBB5_SECCFGR1// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033908MPCBB5_SECCFGR2// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003390CMPCBB5_SECCFGR3// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033910MPCBB5_SECCFGR4// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033914MPCBB5_SECCFGR5// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033918MPCBB5_SECCFGR6// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003391CMPCBB5_SECCFGR7// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033920MPCBB5_SECCFGR8// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033924MPCBB5_SECCFGR9// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033928MPCBB5_SECCFGR10// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003392CMPCBB5_SECCFGR11// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033930MPCBB5_SECCFGR12// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033934MPCBB5_SECCFGR13// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033938MPCBB5_SECCFGR14// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003393CMPCBB5_SECCFGR15// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033940MPCBB5_SECCFGR16// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033944MPCBB5_SECCFGR17// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033948MPCBB5_SECCFGR18// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003394CMPCBB5_SECCFGR19// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033950MPCBB5_SECCFGR20// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033954MPCBB5_SECCFGR21// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033958MPCBB5_SECCFGR22// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003395CMPCBB5_SECCFGR23// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033960MPCBB5_SECCFGR24// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033964MPCBB5_SECCFGR25// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033968MPCBB5_SECCFGR26// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003396CMPCBB5_SECCFGR27// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033970MPCBB5_SECCFGR28// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033974MPCBB5_SECCFGR29// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033978MPCBB5_SECCFGR30// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003397CMPCBB5_SECCFGR31// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033980MPCBB5_SECCFGR32// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033984MPCBB5_SECCFGR33// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033988MPCBB5_SECCFGR34// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003398CMPCBB5_SECCFGR35// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033990MPCBB5_SECCFGR36// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033994MPCBB5_SECCFGR37// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033998MPCBB5_SECCFGR38// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x5003399CMPCBB5_SECCFGR39// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500339A0MPCBB5_SECCFGR40// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500339A4MPCBB5_SECCFGR41// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500339A8MPCBB5_SECCFGR42// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500339ACMPCBB5_SECCFGR43// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500339B0MPCBB5_SECCFGR44// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500339B4MPCBB5_SECCFGR45// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500339B8MPCBB5_SECCFGR46// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500339BCMPCBB5_SECCFGR47// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500339C0MPCBB5_SECCFGR48// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500339C4MPCBB5_SECCFGR49// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500339C8MPCBB5_SECCFGR50// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x500339CCMPCBB5_SECCFGR51// MPCBBx security configuration for super-block x register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x50033A00MPCBB5_PRIVCFGR0// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A04MPCBB5_PRIVCFGR1// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A08MPCBB5_PRIVCFGR2// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A0CMPCBB5_PRIVCFGR3// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A10MPCBB5_PRIVCFGR4// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A14MPCBB5_PRIVCFGR5// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A18MPCBB5_PRIVCFGR6// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A1CMPCBB5_PRIVCFGR7// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A20MPCBB5_PRIVCFGR8// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A24MPCBB5_PRIVCFGR9// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A28MPCBB5_PRIVCFGR10// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A2CMPCBB5_PRIVCFGR11// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A30MPCBB5_PRIVCFGR12// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A34MPCBB5_PRIVCFGR13// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A38MPCBB5_PRIVCFGR14// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A3CMPCBB5_PRIVCFGR15// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A40MPCBB5_PRIVCFGR16// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A44MPCBB5_PRIVCFGR17// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A48MPCBB5_PRIVCFGR18// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A4CMPCBB5_PRIVCFGR19// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A50MPCBB5_PRIVCFGR20// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A54MPCBB5_PRIVCFGR21// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A58MPCBB5_PRIVCFGR22// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A5CMPCBB5_PRIVCFGR23// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A60MPCBB5_PRIVCFGR24// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A64MPCBB5_PRIVCFGR25// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A68MPCBB5_PRIVCFGR26// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A6CMPCBB5_PRIVCFGR27// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A70MPCBB5_PRIVCFGR28// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A74MPCBB5_PRIVCFGR29// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A78MPCBB5_PRIVCFGR30// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A7CMPCBB5_PRIVCFGR31// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A80MPCBB5_PRIVCFGR32// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A84MPCBB5_PRIVCFGR33// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A88MPCBB5_PRIVCFGR34// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A8CMPCBB5_PRIVCFGR35// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A90MPCBB5_PRIVCFGR36// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A94MPCBB5_PRIVCFGR37// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A98MPCBB5_PRIVCFGR38// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033A9CMPCBB5_PRIVCFGR39// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033AA0MPCBB5_PRIVCFGR40// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033AA4MPCBB5_PRIVCFGR41// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033AA8MPCBB5_PRIVCFGR42// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033AACMPCBB5_PRIVCFGR43// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033AB0MPCBB5_PRIVCFGR44// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033AB4MPCBB5_PRIVCFGR45// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033AB8MPCBB5_PRIVCFGR46// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033ABCMPCBB5_PRIVCFGR47// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033AC0MPCBB5_PRIVCFGR48// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033AC4MPCBB5_PRIVCFGR49// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033AC8MPCBB5_PRIVCFGR50// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
  • 0x50033ACCMPCBB5_PRIVCFGR51// MPCBB privileged configuration for super-block x register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
• 0x40032800GTZC1_TZIC// GTZC1_TZIC

  • 0x40032800IER1// TZIC interrupt enable register 1

    • [0]TIM2IE (def=0x0) // TIM2IE
    • [1]TIM3IE (def=0x0) // TIM3IE
    • [2]TIM4IE (def=0x0) // TIM4IE
    • [3]TIM5IE (def=0x0) // TIM5IE
    • [4]TIM6IE (def=0x0) // TIM6IE
    • [5]TIM7IE (def=0x0) // TIM7IE
    • [6]WWDGIE (def=0x0) // WWDGIE
    • [7]IWDGIE (def=0x0) // IWDGIE
    • [8]SPI2IE (def=0x0) // SPI2IE
    • [9]USART2IE (def=0x0) // illegal access interrupt enable for USART2
    • [10]USART3IE (def=0x0) // illegal access interrupt enable for USART3
    • [11]USART4IE (def=0x0) // illegal access interrupt enable for UART4
    • [12]UART5IE (def=0x0) // illegal access interrupt enable for UART5
    • [13]I2C1IE (def=0x0) // illegal access interrupt enable for I2C1
    • [14]I2C2IE (def=0x0) // illegal access interrupt enable for I2C2
    • [15]CRSIE (def=0x0) // illegal access interrupt enable for CRS
    • [16]I2C4IE (def=0x0) // illegal access interrupt enable for I2C4
    • [17]LPTIM2IE (def=0x0) // illegal access interrupt enable for LPTIM2
    • [18]FDCAN1IE (def=0x0) // illegal access interrupt enable for FDCAN1
    • [19]UCPD1IE (def=0x0) // illegal access interrupt enable for UCPD1
    • [21]USART6IE (def=0x0) // illegal access interrupt enable for USART6
    • [22]I2C5IE (def=0x0) // illegal access interrupt enable for I2C5
    • [23]I2C6IE (def=0x0) // illegal access interrupt enable for I2C6
  • 0x40032804IER2// TZIC interrupt enable register 2

    • [0]TIM1IE (def=0x0) // illegal access interrupt enable for TIM1
    • [1]SPI1IE (def=0x0) // illegal access interrupt enable for SPI1
    • [2]TIM8IE (def=0x0) // illegal access interrupt enable for TIM8
    • [3]USART1IE (def=0x0) // illegal access interrupt enable for USART1
    • [4]TIM15IE (def=0x0) // illegal access interrupt enable for TIM5
    • [5]TIM16IE (def=0x0) // illegal access interrupt enable for TIM6
    • [6]TIM17IE (def=0x0) // illegal access interrupt enable for TIM7
    • [7]SAI1IE (def=0x0) // illegal access interrupt enable for SAI1
    • [8]SAI2IE (def=0x0) // illegal access interrupt enable for SAI2
    • [9]LTDCIE (def=0x0) // illegal access interrupt enable for LTDC
    • [10]DSIIE (def=0x0) // illegal access interrupt enable for DSI
  • 0x40032808IER3// TZIC interrupt enable register 3

    • [0]MDF1IE (def=0x0) // illegal access interrupt enable for MDF1
    • [1]CORDICIE (def=0x0) // illegal access interrupt enable for CORDIC
    • [2]FMACIE (def=0x0) // illegal access interrupt enable for FMAC
    • [3]CRCIE (def=0x0) // illegal access interrupt enable for CRC
    • [4]TSCIE (def=0x0) // illegal access interrupt enable for TSC
    • [5]DMA2DIE (def=0x0) // illegal access interrupt enable for register of DMA2D
    • [6]ICACHE_REGIE (def=0x0) // illegal access interrupt enable for ICACHE registers
    • [7]DCACHE1_REGIE (def=0x0) // illegal access interrupt enable for DCACHE registers
    • [8]ADC1I2E (def=0x0) // illegal access interrupt enable for ADC1 or ADC2
    • [9]DCMIIE (def=0x0) // illegal access interrupt enable for DCMI
    • [10]OTGIE (def=0x0) // illegal access interrupt enable for OTG_FS or OTG_HS
    • [12]HASHIE (def=0x0) // illegal access interrupt enable for HASH
    • [13]RNGIE (def=0x0) // illegal access interrupt enable for RNG
    • [16]OCTOSPIMIE (def=0x0) // illegal access interrupt enable for OCTOSPIM
    • [17]SDMMC1IE (def=0x0) // illegal access interrupt enable for SDMMC2
    • [18]SDMMC2IE (def=0x0) // illegal access interrupt enable for SDMMC1
    • [19]FSMC_REGIE (def=0x0) // illegal access interrupt enable for FSMC registers
    • [20]OCTOSPI1_REGIE (def=0x0) // illegal access interrupt enable for OCTOSPI1 registers
    • [21]OCTOSPI2_REGIE (def=0x0) // illegal access interrupt enable for OCTOSPI2 registers
    • [22]RAMCFGIE (def=0x0) // illegal access interrupt enable for RAMCFG
    • [23]GPU2DIE (def=0x0) // GPU2DIE
    • [24]GFXMMUIE (def=0x0) // GFXMMUIE
    • [25]GFXMMU_REGIE (def=0x0) // GFXMMU_REGIE
    • [26]HSPI1_REGIE (def=0x0) // HSPI1_REGIE
    • [27]DCACHE2_REGIE (def=0x0) // DCACHE2_REGIE
  • 0x4003280CIER4// TZIC interrupt enable register 4

    • [0]GPDMA1IE (def=0x0) // illegal access interrupt enable for GPDMA1
    • [1]FLASH_REGIE (def=0x0) // illegal access interrupt enable for FLASH registers
    • [2]FLASHIE (def=0x0) // illegal access interrupt enable for FLASH memory
    • [14]TZSC1IE (def=0x0) // illegal access interrupt enable for GTZC1 TZSC registers
    • [15]TZIC1IE (def=0x0) // illegal access interrupt enable for GTZC1 TZIC registers
    • [16]OCTOSPI1_MEMIE (def=0x0) // illegal access interrupt enable for MPCWM1 (OCTOSPI1) memory bank
    • [17]FSMC_MEMIE (def=0x0) // illegal access interrupt enable for MPCWM2 (FSMC NAND) and MPCWM3
    • [18]BKPSRAMIE (def=0x0) // illegal access interrupt enable for MPCWM3 (BKPSRAM) memory bank
    • [19]OCTOSPI2_MEMIE (def=0x0) // illegal access interrupt enable for OCTOSPI2 memory bank
    • [20]HSPI1_MEMIE (def=0x0) // illegal access interrupt enable for HSPI1 memory bank
    • [24]SRAM1IE (def=0x0) // illegal access interrupt enable for SRAM1
    • [25]MPCBB1_REGIE (def=0x0) // illegal access interrupt enable for MPCBB1 registers
    • [26]SRAM2IE (def=0x0) // illegal access interrupt enable for SRAM2
    • [27]MPCBB2_REGIE (def=0x0) // illegal access interrupt enable for MPCBB2 registers
    • [28]SRAM3IE (def=0x0) // illegal access interrupt enable for SRAM3
    • [29]MPCBB3_REGIE (def=0x0) // illegal access interrupt enable for MPCBB3 registers
    • [30]SRAM5IE (def=0x0) // illegal access interrupt enable for SRAM5
    • [31]MPCBB5_REGIE (def=0x0) // illegal access interrupt enable for MPCBB5 registers
  • 0x40032810SR1// TZIC status register 1

    • [0]TIM2F (def=0x0) // illegal access flag for TIM2
    • [1]TIM3F (def=0x0) // illegal access flag for TIM3
    • [2]TIM4F (def=0x0) // illegal access flag for TIM4
    • [3]TIM5F (def=0x0) // illegal access flag for TIM5
    • [4]TIM6F (def=0x0) // illegal access flag for TIM6
    • [5]TIM7F (def=0x0) // illegal access flag for TIM7
    • [6]WWDGF (def=0x0) // illegal access flag for WWDG
    • [7]IWDGF (def=0x0) // illegal access flag for IWDG
    • [8]SPI2F (def=0x0) // illegal access flag for SPI2
    • [9]USART2F (def=0x0) // illegal access flag for USART2
    • [10]USART3F (def=0x0) // illegal access flag for USART3
    • [11]UART4F (def=0x0) // illegal access flag for UART4
    • [12]UART5F (def=0x0) // illegal access flag for UART5
    • [13]I2C1F (def=0x0) // illegal access flag for I2C1
    • [14]I2C2F (def=0x0) // illegal access flag for I2C2
    • [15]CRSF (def=0x0) // illegal access flag for CRS
    • [16]I2C4F (def=0x0) // illegal access flag for I2C4
    • [17]LPTIM2F (def=0x0) // illegal access flag for LPTIM2
    • [18]FDCAN1F (def=0x0) // illegal access flag for FDCAN1
    • [19]UCPD1F (def=0x0) // illegal access flag for UCPD1
    • [21]USART6F (def=0x0) // illegal access flag for USART6
    • [22]I2C5F (def=0x0) // illegal access flag for I2C5
    • [23]I2C6F (def=0x0) // illegal access flag for I2C6
  • 0x40032814SR2// TZIC status register 2

    • [0]TIM1F (def=0x0) // illegal access flag for TIM1
    • [1]SPI1F (def=0x0) // illegal access flag for SPI1
    • [2]TIM8F (def=0x0) // illegal access flag for TIM8
    • [3]USART1F (def=0x0) // illegal access flag for USART1
    • [4]TIM15F (def=0x0) // illegal access flag for TIM5
    • [5]TIM16F (def=0x0) // illegal access flag for TIM6
    • [6]TIM17F (def=0x0) // illegal access flag for TIM7
    • [7]SAI1F (def=0x0) // illegal access flag for SAI1
    • [8]SAI2F (def=0x0) // illegal access flag for SAI2
    • [9]LTDCF (def=0x0) // illegal access flag for LTDC
    • [10]DSIF (def=0x0) // illegal access flag for DSI
  • 0x40032818SR3// TZIC status register 3

    • [0]MDF1F (def=0x0) // illegal access flag for MDF1
    • [1]CORDICF (def=0x0) // illegal access flag for CORDIC
    • [2]FMACF (def=0x0) // illegal access flag for FMAC
    • [3]CRCF (def=0x0) // illegal access flag for CRC
    • [4]TSCF (def=0x0) // illegal access flag for TSC
    • [5]DMA2DF (def=0x0) // illegal access flag for register of DMA2D
    • [6]ICACHE_REGF (def=0x0) // illegal access flag for ICACHE registers
    • [7]DCACHE1_REGF (def=0x0) // illegal access flag for DCACHE registers
    • [8]ADC12F (def=0x0) // illegal access flag for ADC1 and ADC2
    • [9]DCMIF (def=0x0) // illegal access flag for DCMI
    • [10]OTGF (def=0x0) // illegal access flag for OTG_FS or OTG_HS
    • [12]HASHF (def=0x0) // illegal access flag for HASH
    • [13]RNGF (def=0x0) // illegal access flag for RNG
    • [16]OCTOSPIMF (def=0x0) // illegal access flag for OCTOSPIM
    • [17]SDMMC1F (def=0x0) // illegal access flag for SDMMC2
    • [18]SDMMC2F (def=0x0) // illegal access flag for SDMMC1
    • [19]FSMC_REGF (def=0x0) // illegal access flag for FSMC registers
    • [20]OCTOSPI1_REGF (def=0x0) // illegal access flag for OCTOSPI1 registers
    • [21]OCTOSPI2_REGF (def=0x0) // illegal access flag for OCTOSPI2 registers
    • [22]RAMCFGF (def=0x0) // illegal access flag for RAMCFG
    • [23]GPU2DF (def=0x0) // illegal access flag for GPU2D
    • [24]GFXMMUF (def=0x0) // illegal access flag for GFXMMU
    • [25]GFXMMU_REGF (def=0x0) // illegal access flag for GFXMMU registers
    • [26]HSPI1_REGF (def=0x0) // illegal access flag for HSPI1 registers
    • [27]DCACHE2_REGF (def=0x0) // illegal access flag for DCACHE2 registers
  • 0x4003281CSR4// TZIC status register 4

    • [0]GPDMA1F (def=0x0) // illegal access flag for GPDMA1
    • [1]FLASH_REGF (def=0x0) // illegal access flag for FLASH registers
    • [2]FLASHF (def=0x0) // illegal access flag for FLASH memory
    • [14]TZSC1F (def=0x0) // illegal access flag for GTZC1 TZSC registers
    • [15]TZIC1F (def=0x0) // illegal access flag for GTZC1 TZIC registers
    • [16]OCTOSPI1_MEMF (def=0x0) // illegal access flag for MPCWM1 (OCTOSPI1) memory bank
    • [17]FSMC_MEMF (def=0x0) // illegal access flag for MPCWM2 (FSMC NAND) and MPCWM3 (FSMC NOR)
    • [18]BKPSRAMF (def=0x0) // illegal access flag for MPCWM3 (BKPSRAM) memory bank
    • [19]OCTOSPI2_MEMF (def=0x0) // illegal access flag for OCTOSPI2 memory bank
    • [20]HSPI1_MEMF (def=0x0) // illegal access flag for HSPI1 memory bank
    • [24]SRAM1F (def=0x0) // illegal access flag for SRAM1
    • [25]MPCBB1_REGF (def=0x0) // illegal access flag for MPCBB1 registers
    • [26]SRAM2F (def=0x0) // illegal access flag for SRAM2
    • [27]MPCBB2_REGF (def=0x0) // illegal access flag for MPCBB2 registers
    • [28]SRAM3F (def=0x0) // illegal access flag for SRAM3
    • [29]MPCBB3_REGF (def=0x0) // illegal access flag for MPCBB3 registers
    • [30]SRAM5F (def=0x0) // illegal access flag for SRAM5
    • [31]MPCBB5_REGF (def=0x0) // illegal access flag for MPCBB5 registers
  • 0x40032820FCR1// TZIC flag clear register 1

    • [0]CTIM2F (def=0x0) // clear the illegal access flag for TIM2
    • [1]CTIM3F (def=0x0) // clear the illegal access flag for TIM3
    • [2]CTIM4F (def=0x0) // clear the illegal access flag for TIM4
    • [3]CTIM5F (def=0x0) // clear the illegal access flag for TIM5
    • [4]CTIM6F (def=0x0) // clear the illegal access flag for TIM6
    • [5]CTIM7F (def=0x0) // clear the illegal access flag for TIM7
    • [6]CWWDGF (def=0x0) // clear the illegal access flag for WWDG
    • [7]CIWDGF (def=0x0) // clear the illegal access flag for IWDG
    • [8]CSPI2F (def=0x0) // clear the illegal access flag for SPI2
    • [9]CUSART2F (def=0x0) // clear the illegal access flag for USART2
    • [10]CUSART3F (def=0x0) // clear the illegal access flag for USART3
    • [11]CUART4F (def=0x0) // clear the illegal access flag for UART4
    • [12]CUART5F (def=0x0) // clear the illegal access flag for UART5
    • [13]CI2C1F (def=0x0) // clear the illegal access flag for I2C1
    • [14]CI2C2F (def=0x0) // clear the illegal access flag for I2C2
    • [15]CCRSF (def=0x0) // clear the illegal access flag for CRS
    • [16]CI2C4F (def=0x0) // clear the illegal access flag for I2C4
    • [17]CLPTIM2F (def=0x0) // clear the illegal access flag for LPTIM2
    • [18]CFDCAN1F (def=0x0) // clear the illegal access flag for FDCAN1
    • [19]CUCPD1F (def=0x0) // clear the illegal access flag for UCPD1
    • [21]CUSART6F (def=0x0) // clear the illegal access flag for USART6
    • [22]CI2C5F (def=0x0) // clear the illegal access flag for I2C5
    • [23]CI2C6F (def=0x0) // clear the illegal access flag for I2C6
  • 0x40032824FCR2// TZIC flag clear register 2

    • [0]CTIM1F (def=0x0) // clear the illegal access flag for TIM1
    • [1]CSPI1F (def=0x0) // clear the illegal access flag for SPI1
    • [2]CTIM8F (def=0x0) // clear the illegal access flag for TIM8
    • [3]CUSART1F (def=0x0) // clear the illegal access flag for USART1
    • [4]CTIM15F (def=0x0) // clear the illegal access flag for TIM5
    • [5]CTIM16F (def=0x0) // clear the illegal access flag for TIM6
    • [6]CTIM17F (def=0x0) // clear the illegal access flag for TIM7
    • [7]CSAI1F (def=0x0) // clear the illegal access flag for SAI1
    • [8]CSAI2F (def=0x0) // clear the illegal access flag for SAI2
    • [9]CLTDCF (def=0x0) // clear the illegal access flag for LTDC
    • [10]CDSIF (def=0x0) // clear the illegal access flag for DSI
  • 0x40032828FCR3// TZIC flag clear register 3

    • [0]CMDF1F (def=0x0) // clear the illegal access flag for MDF1
    • [1]CCORDICF (def=0x0) // clear the illegal access flag for CORDIC
    • [2]CFMACF (def=0x0) // clear the illegal access flag for FMAC
    • [3]CCRCF (def=0x0) // clear the illegal access flag for CRC
    • [4]CTSCF (def=0x0) // clear the illegal access flag for TSC
    • [5]CDMA2DF (def=0x0) // clear the illegal access flag for register of DMA2D
    • [6]CICACHE_REGF (def=0x0) // clear the illegal access flag for ICACHE registers
    • [7]CDCACHE1_REGF (def=0x0) // clear the illegal access flag for DCACHE1 registers
    • [8]CADC12F (def=0x0) // clear the illegal access flag for ADC1 and ADC2
    • [9]CDCMIF (def=0x0) // clear the illegal access flag for DCMI
    • [10]COTGF (def=0x0) // clear the illegal access flag for OTG_FS
    • [12]CHASHF (def=0x0) // clear the illegal access flag for HASH
    • [13]CRNGF (def=0x0) // clear the illegal access flag for RNG
    • [16]COCTOSPIMF (def=0x0) // clear the illegal access flag for OCTOSPIM
    • [17]CSDMMC1F (def=0x0) // clear the illegal access flag for SDMMC2
    • [18]CSDMMC2F (def=0x0) // clear the illegal access flag for SDMMC1
    • [19]CFSMC_REGF (def=0x0) // clear the illegal access flag for FSMC registers
    • [20]COCTOSPI1_REGF (def=0x0) // clear the illegal access flag for OCTOSPI1 registers
    • [21]COCTOSPI2_REGF (def=0x0) // clear the illegal access flag for OCTOSPI2 registers
    • [22]CRAMCFGF (def=0x0) // clear the illegal access flag for RAMCFG
    • [23]CGPU2DF (def=0x0) // clear the illegal access flag for GPU2D
    • [24]CGFXMMUF (def=0x0) // clear the illegal access flag for GFXMMU
    • [25]CGFXMMU_REGF (def=0x0) // clear the illegal access flag for GFXMMU registers
    • [26]CHSPI1_REGF (def=0x0) // clear the illegal access flag for GFXMMU registers
    • [27]CDCACHE2_REGF (def=0x0) // clear the illegal access flag for GFXMMU registers
  • 0x4003282CFCR4// TZIC flag clear register 4

    • [0]CGPDMA1F (def=0x0) // clear the illegal access flag for GPDMA1
    • [1]CFLASH_REGF (def=0x0) // clear the illegal access flag for FLASH registers
    • [2]CFLASHF (def=0x0) // clear the illegal access flag for FLASH memory
    • [14]CTZSC1F (def=0x0) // clear the illegal access flag for GTZC1 TZSC registers
    • [15]CTZIC1F (def=0x0) // clear the illegal access flag for GTZC1 TZIC registers
    • [16]COCTOSPI1_MEMF (def=0x0) // clear the illegal access flag for MPCWM1 (OCTOSPI1) memory bank
    • [17]CFSMC_MEMF (def=0x0) // clear the illegal access flag for MPCWM2 (FSMC NAND) and MPCWM3
    • [18]CBKPSRAMF (def=0x0) // clear the illegal access flag for MPCWM3 (BKPSRAM) memory bank
    • [19]COCTOSPI2_MEMF (def=0x0) // clear the illegal access flag for OCTOSPI2 memory bank
    • [20]CHSPI1_MEMF (def=0x0) // clear the illegal access flag for HSPI1 memory bank
    • [24]CSRAM1F (def=0x0) // clear the illegal access flag for SRAM1
    • [25]CMPCBB1_REGF (def=0x0) // clear the illegal access flag for MPCBB1 registers
    • [26]CSRAM2F (def=0x0) // clear the illegal access flag for SRAM2
    • [27]CMPCBB2_REGF (def=0x0) // clear the illegal access flag for MPCBB2 registers
    • [28]CSRAM3F (def=0x0) // clear the illegal access flag for SRAM3
    • [29]CMPCBB3_REGF (def=0x0) // clear the illegal access flag for MPCBB3 registers
    • [30]CSRAM5F (def=0x0) // clear the illegal access flag for SRAM5
    • [31]CMPCBB5_REGF (def=0x0) // clear the illegal access flag for MPCBB5 registers
• 0x50032800SEC_GTZC1_TZIC//

  • 0x50032800IER1// TZIC interrupt enable register 1

    • [0]TIM2IE (def=0x0) // TIM2IE
    • [1]TIM3IE (def=0x0) // TIM3IE
    • [2]TIM4IE (def=0x0) // TIM4IE
    • [3]TIM5IE (def=0x0) // TIM5IE
    • [4]TIM6IE (def=0x0) // TIM6IE
    • [5]TIM7IE (def=0x0) // TIM7IE
    • [6]WWDGIE (def=0x0) // WWDGIE
    • [7]IWDGIE (def=0x0) // IWDGIE
    • [8]SPI2IE (def=0x0) // SPI2IE
    • [9]USART2IE (def=0x0) // illegal access interrupt enable for USART2
    • [10]USART3IE (def=0x0) // illegal access interrupt enable for USART3
    • [11]USART4IE (def=0x0) // illegal access interrupt enable for UART4
    • [12]UART5IE (def=0x0) // illegal access interrupt enable for UART5
    • [13]I2C1IE (def=0x0) // illegal access interrupt enable for I2C1
    • [14]I2C2IE (def=0x0) // illegal access interrupt enable for I2C2
    • [15]CRSIE (def=0x0) // illegal access interrupt enable for CRS
    • [16]I2C4IE (def=0x0) // illegal access interrupt enable for I2C4
    • [17]LPTIM2IE (def=0x0) // illegal access interrupt enable for LPTIM2
    • [18]FDCAN1IE (def=0x0) // illegal access interrupt enable for FDCAN1
    • [19]UCPD1IE (def=0x0) // illegal access interrupt enable for UCPD1
    • [21]USART6IE (def=0x0) // illegal access interrupt enable for USART6
    • [22]I2C5IE (def=0x0) // illegal access interrupt enable for I2C5
    • [23]I2C6IE (def=0x0) // illegal access interrupt enable for I2C6
  • 0x50032804IER2// TZIC interrupt enable register 2

    • [0]TIM1IE (def=0x0) // illegal access interrupt enable for TIM1
    • [1]SPI1IE (def=0x0) // illegal access interrupt enable for SPI1
    • [2]TIM8IE (def=0x0) // illegal access interrupt enable for TIM8
    • [3]USART1IE (def=0x0) // illegal access interrupt enable for USART1
    • [4]TIM15IE (def=0x0) // illegal access interrupt enable for TIM5
    • [5]TIM16IE (def=0x0) // illegal access interrupt enable for TIM6
    • [6]TIM17IE (def=0x0) // illegal access interrupt enable for TIM7
    • [7]SAI1IE (def=0x0) // illegal access interrupt enable for SAI1
    • [8]SAI2IE (def=0x0) // illegal access interrupt enable for SAI2
    • [9]LTDCIE (def=0x0) // illegal access interrupt enable for LTDC
    • [10]DSIIE (def=0x0) // illegal access interrupt enable for DSI
  • 0x50032808IER3// TZIC interrupt enable register 3

    • [0]MDF1IE (def=0x0) // illegal access interrupt enable for MDF1
    • [1]CORDICIE (def=0x0) // illegal access interrupt enable for CORDIC
    • [2]FMACIE (def=0x0) // illegal access interrupt enable for FMAC
    • [3]CRCIE (def=0x0) // illegal access interrupt enable for CRC
    • [4]TSCIE (def=0x0) // illegal access interrupt enable for TSC
    • [5]DMA2DIE (def=0x0) // illegal access interrupt enable for register of DMA2D
    • [6]ICACHE_REGIE (def=0x0) // illegal access interrupt enable for ICACHE registers
    • [7]DCACHE1_REGIE (def=0x0) // illegal access interrupt enable for DCACHE registers
    • [8]ADC1I2E (def=0x0) // illegal access interrupt enable for ADC1 or ADC2
    • [9]DCMIIE (def=0x0) // illegal access interrupt enable for DCMI
    • [10]OTGIE (def=0x0) // illegal access interrupt enable for OTG_FS or OTG_HS
    • [12]HASHIE (def=0x0) // illegal access interrupt enable for HASH
    • [13]RNGIE (def=0x0) // illegal access interrupt enable for RNG
    • [16]OCTOSPIMIE (def=0x0) // illegal access interrupt enable for OCTOSPIM
    • [17]SDMMC1IE (def=0x0) // illegal access interrupt enable for SDMMC2
    • [18]SDMMC2IE (def=0x0) // illegal access interrupt enable for SDMMC1
    • [19]FSMC_REGIE (def=0x0) // illegal access interrupt enable for FSMC registers
    • [20]OCTOSPI1_REGIE (def=0x0) // illegal access interrupt enable for OCTOSPI1 registers
    • [21]OCTOSPI2_REGIE (def=0x0) // illegal access interrupt enable for OCTOSPI2 registers
    • [22]RAMCFGIE (def=0x0) // illegal access interrupt enable for RAMCFG
    • [23]GPU2DIE (def=0x0) // GPU2DIE
    • [24]GFXMMUIE (def=0x0) // GFXMMUIE
    • [25]GFXMMU_REGIE (def=0x0) // GFXMMU_REGIE
    • [26]HSPI1_REGIE (def=0x0) // HSPI1_REGIE
    • [27]DCACHE2_REGIE (def=0x0) // DCACHE2_REGIE
  • 0x5003280CIER4// TZIC interrupt enable register 4

    • [0]GPDMA1IE (def=0x0) // illegal access interrupt enable for GPDMA1
    • [1]FLASH_REGIE (def=0x0) // illegal access interrupt enable for FLASH registers
    • [2]FLASHIE (def=0x0) // illegal access interrupt enable for FLASH memory
    • [14]TZSC1IE (def=0x0) // illegal access interrupt enable for GTZC1 TZSC registers
    • [15]TZIC1IE (def=0x0) // illegal access interrupt enable for GTZC1 TZIC registers
    • [16]OCTOSPI1_MEMIE (def=0x0) // illegal access interrupt enable for MPCWM1 (OCTOSPI1) memory bank
    • [17]FSMC_MEMIE (def=0x0) // illegal access interrupt enable for MPCWM2 (FSMC NAND) and MPCWM3
    • [18]BKPSRAMIE (def=0x0) // illegal access interrupt enable for MPCWM3 (BKPSRAM) memory bank
    • [19]OCTOSPI2_MEMIE (def=0x0) // illegal access interrupt enable for OCTOSPI2 memory bank
    • [20]HSPI1_MEMIE (def=0x0) // illegal access interrupt enable for HSPI1 memory bank
    • [24]SRAM1IE (def=0x0) // illegal access interrupt enable for SRAM1
    • [25]MPCBB1_REGIE (def=0x0) // illegal access interrupt enable for MPCBB1 registers
    • [26]SRAM2IE (def=0x0) // illegal access interrupt enable for SRAM2
    • [27]MPCBB2_REGIE (def=0x0) // illegal access interrupt enable for MPCBB2 registers
    • [28]SRAM3IE (def=0x0) // illegal access interrupt enable for SRAM3
    • [29]MPCBB3_REGIE (def=0x0) // illegal access interrupt enable for MPCBB3 registers
    • [30]SRAM5IE (def=0x0) // illegal access interrupt enable for SRAM5
    • [31]MPCBB5_REGIE (def=0x0) // illegal access interrupt enable for MPCBB5 registers
  • 0x50032810SR1// TZIC status register 1

    • [0]TIM2F (def=0x0) // illegal access flag for TIM2
    • [1]TIM3F (def=0x0) // illegal access flag for TIM3
    • [2]TIM4F (def=0x0) // illegal access flag for TIM4
    • [3]TIM5F (def=0x0) // illegal access flag for TIM5
    • [4]TIM6F (def=0x0) // illegal access flag for TIM6
    • [5]TIM7F (def=0x0) // illegal access flag for TIM7
    • [6]WWDGF (def=0x0) // illegal access flag for WWDG
    • [7]IWDGF (def=0x0) // illegal access flag for IWDG
    • [8]SPI2F (def=0x0) // illegal access flag for SPI2
    • [9]USART2F (def=0x0) // illegal access flag for USART2
    • [10]USART3F (def=0x0) // illegal access flag for USART3
    • [11]UART4F (def=0x0) // illegal access flag for UART4
    • [12]UART5F (def=0x0) // illegal access flag for UART5
    • [13]I2C1F (def=0x0) // illegal access flag for I2C1
    • [14]I2C2F (def=0x0) // illegal access flag for I2C2
    • [15]CRSF (def=0x0) // illegal access flag for CRS
    • [16]I2C4F (def=0x0) // illegal access flag for I2C4
    • [17]LPTIM2F (def=0x0) // illegal access flag for LPTIM2
    • [18]FDCAN1F (def=0x0) // illegal access flag for FDCAN1
    • [19]UCPD1F (def=0x0) // illegal access flag for UCPD1
    • [21]USART6F (def=0x0) // illegal access flag for USART6
    • [22]I2C5F (def=0x0) // illegal access flag for I2C5
    • [23]I2C6F (def=0x0) // illegal access flag for I2C6
  • 0x50032814SR2// TZIC status register 2

    • [0]TIM1F (def=0x0) // illegal access flag for TIM1
    • [1]SPI1F (def=0x0) // illegal access flag for SPI1
    • [2]TIM8F (def=0x0) // illegal access flag for TIM8
    • [3]USART1F (def=0x0) // illegal access flag for USART1
    • [4]TIM15F (def=0x0) // illegal access flag for TIM5
    • [5]TIM16F (def=0x0) // illegal access flag for TIM6
    • [6]TIM17F (def=0x0) // illegal access flag for TIM7
    • [7]SAI1F (def=0x0) // illegal access flag for SAI1
    • [8]SAI2F (def=0x0) // illegal access flag for SAI2
    • [9]LTDCF (def=0x0) // illegal access flag for LTDC
    • [10]DSIF (def=0x0) // illegal access flag for DSI
  • 0x50032818SR3// TZIC status register 3

    • [0]MDF1F (def=0x0) // illegal access flag for MDF1
    • [1]CORDICF (def=0x0) // illegal access flag for CORDIC
    • [2]FMACF (def=0x0) // illegal access flag for FMAC
    • [3]CRCF (def=0x0) // illegal access flag for CRC
    • [4]TSCF (def=0x0) // illegal access flag for TSC
    • [5]DMA2DF (def=0x0) // illegal access flag for register of DMA2D
    • [6]ICACHE_REGF (def=0x0) // illegal access flag for ICACHE registers
    • [7]DCACHE1_REGF (def=0x0) // illegal access flag for DCACHE registers
    • [8]ADC12F (def=0x0) // illegal access flag for ADC1 and ADC2
    • [9]DCMIF (def=0x0) // illegal access flag for DCMI
    • [10]OTGF (def=0x0) // illegal access flag for OTG_FS or OTG_HS
    • [12]HASHF (def=0x0) // illegal access flag for HASH
    • [13]RNGF (def=0x0) // illegal access flag for RNG
    • [16]OCTOSPIMF (def=0x0) // illegal access flag for OCTOSPIM
    • [17]SDMMC1F (def=0x0) // illegal access flag for SDMMC2
    • [18]SDMMC2F (def=0x0) // illegal access flag for SDMMC1
    • [19]FSMC_REGF (def=0x0) // illegal access flag for FSMC registers
    • [20]OCTOSPI1_REGF (def=0x0) // illegal access flag for OCTOSPI1 registers
    • [21]OCTOSPI2_REGF (def=0x0) // illegal access flag for OCTOSPI2 registers
    • [22]RAMCFGF (def=0x0) // illegal access flag for RAMCFG
    • [23]GPU2DF (def=0x0) // illegal access flag for GPU2D
    • [24]GFXMMUF (def=0x0) // illegal access flag for GFXMMU
    • [25]GFXMMU_REGF (def=0x0) // illegal access flag for GFXMMU registers
    • [26]HSPI1_REGF (def=0x0) // illegal access flag for HSPI1 registers
    • [27]DCACHE2_REGF (def=0x0) // illegal access flag for DCACHE2 registers
  • 0x5003281CSR4// TZIC status register 4

    • [0]GPDMA1F (def=0x0) // illegal access flag for GPDMA1
    • [1]FLASH_REGF (def=0x0) // illegal access flag for FLASH registers
    • [2]FLASHF (def=0x0) // illegal access flag for FLASH memory
    • [14]TZSC1F (def=0x0) // illegal access flag for GTZC1 TZSC registers
    • [15]TZIC1F (def=0x0) // illegal access flag for GTZC1 TZIC registers
    • [16]OCTOSPI1_MEMF (def=0x0) // illegal access flag for MPCWM1 (OCTOSPI1) memory bank
    • [17]FSMC_MEMF (def=0x0) // illegal access flag for MPCWM2 (FSMC NAND) and MPCWM3 (FSMC NOR)
    • [18]BKPSRAMF (def=0x0) // illegal access flag for MPCWM3 (BKPSRAM) memory bank
    • [19]OCTOSPI2_MEMF (def=0x0) // illegal access flag for OCTOSPI2 memory bank
    • [20]HSPI1_MEMF (def=0x0) // illegal access flag for HSPI1 memory bank
    • [24]SRAM1F (def=0x0) // illegal access flag for SRAM1
    • [25]MPCBB1_REGF (def=0x0) // illegal access flag for MPCBB1 registers
    • [26]SRAM2F (def=0x0) // illegal access flag for SRAM2
    • [27]MPCBB2_REGF (def=0x0) // illegal access flag for MPCBB2 registers
    • [28]SRAM3F (def=0x0) // illegal access flag for SRAM3
    • [29]MPCBB3_REGF (def=0x0) // illegal access flag for MPCBB3 registers
    • [30]SRAM5F (def=0x0) // illegal access flag for SRAM5
    • [31]MPCBB5_REGF (def=0x0) // illegal access flag for MPCBB5 registers
  • 0x50032820FCR1// TZIC flag clear register 1

    • [0]CTIM2F (def=0x0) // clear the illegal access flag for TIM2
    • [1]CTIM3F (def=0x0) // clear the illegal access flag for TIM3
    • [2]CTIM4F (def=0x0) // clear the illegal access flag for TIM4
    • [3]CTIM5F (def=0x0) // clear the illegal access flag for TIM5
    • [4]CTIM6F (def=0x0) // clear the illegal access flag for TIM6
    • [5]CTIM7F (def=0x0) // clear the illegal access flag for TIM7
    • [6]CWWDGF (def=0x0) // clear the illegal access flag for WWDG
    • [7]CIWDGF (def=0x0) // clear the illegal access flag for IWDG
    • [8]CSPI2F (def=0x0) // clear the illegal access flag for SPI2
    • [9]CUSART2F (def=0x0) // clear the illegal access flag for USART2
    • [10]CUSART3F (def=0x0) // clear the illegal access flag for USART3
    • [11]CUART4F (def=0x0) // clear the illegal access flag for UART4
    • [12]CUART5F (def=0x0) // clear the illegal access flag for UART5
    • [13]CI2C1F (def=0x0) // clear the illegal access flag for I2C1
    • [14]CI2C2F (def=0x0) // clear the illegal access flag for I2C2
    • [15]CCRSF (def=0x0) // clear the illegal access flag for CRS
    • [16]CI2C4F (def=0x0) // clear the illegal access flag for I2C4
    • [17]CLPTIM2F (def=0x0) // clear the illegal access flag for LPTIM2
    • [18]CFDCAN1F (def=0x0) // clear the illegal access flag for FDCAN1
    • [19]CUCPD1F (def=0x0) // clear the illegal access flag for UCPD1
    • [21]CUSART6F (def=0x0) // clear the illegal access flag for USART6
    • [22]CI2C5F (def=0x0) // clear the illegal access flag for I2C5
    • [23]CI2C6F (def=0x0) // clear the illegal access flag for I2C6
  • 0x50032824FCR2// TZIC flag clear register 2

    • [0]CTIM1F (def=0x0) // clear the illegal access flag for TIM1
    • [1]CSPI1F (def=0x0) // clear the illegal access flag for SPI1
    • [2]CTIM8F (def=0x0) // clear the illegal access flag for TIM8
    • [3]CUSART1F (def=0x0) // clear the illegal access flag for USART1
    • [4]CTIM15F (def=0x0) // clear the illegal access flag for TIM5
    • [5]CTIM16F (def=0x0) // clear the illegal access flag for TIM6
    • [6]CTIM17F (def=0x0) // clear the illegal access flag for TIM7
    • [7]CSAI1F (def=0x0) // clear the illegal access flag for SAI1
    • [8]CSAI2F (def=0x0) // clear the illegal access flag for SAI2
    • [9]CLTDCF (def=0x0) // clear the illegal access flag for LTDC
    • [10]CDSIF (def=0x0) // clear the illegal access flag for DSI
  • 0x50032828FCR3// TZIC flag clear register 3

    • [0]CMDF1F (def=0x0) // clear the illegal access flag for MDF1
    • [1]CCORDICF (def=0x0) // clear the illegal access flag for CORDIC
    • [2]CFMACF (def=0x0) // clear the illegal access flag for FMAC
    • [3]CCRCF (def=0x0) // clear the illegal access flag for CRC
    • [4]CTSCF (def=0x0) // clear the illegal access flag for TSC
    • [5]CDMA2DF (def=0x0) // clear the illegal access flag for register of DMA2D
    • [6]CICACHE_REGF (def=0x0) // clear the illegal access flag for ICACHE registers
    • [7]CDCACHE1_REGF (def=0x0) // clear the illegal access flag for DCACHE1 registers
    • [8]CADC12F (def=0x0) // clear the illegal access flag for ADC1 and ADC2
    • [9]CDCMIF (def=0x0) // clear the illegal access flag for DCMI
    • [10]COTGF (def=0x0) // clear the illegal access flag for OTG_FS
    • [12]CHASHF (def=0x0) // clear the illegal access flag for HASH
    • [13]CRNGF (def=0x0) // clear the illegal access flag for RNG
    • [16]COCTOSPIMF (def=0x0) // clear the illegal access flag for OCTOSPIM
    • [17]CSDMMC1F (def=0x0) // clear the illegal access flag for SDMMC2
    • [18]CSDMMC2F (def=0x0) // clear the illegal access flag for SDMMC1
    • [19]CFSMC_REGF (def=0x0) // clear the illegal access flag for FSMC registers
    • [20]COCTOSPI1_REGF (def=0x0) // clear the illegal access flag for OCTOSPI1 registers
    • [21]COCTOSPI2_REGF (def=0x0) // clear the illegal access flag for OCTOSPI2 registers
    • [22]CRAMCFGF (def=0x0) // clear the illegal access flag for RAMCFG
    • [23]CGPU2DF (def=0x0) // clear the illegal access flag for GPU2D
    • [24]CGFXMMUF (def=0x0) // clear the illegal access flag for GFXMMU
    • [25]CGFXMMU_REGF (def=0x0) // clear the illegal access flag for GFXMMU registers
    • [26]CHSPI1_REGF (def=0x0) // clear the illegal access flag for GFXMMU registers
    • [27]CDCACHE2_REGF (def=0x0) // clear the illegal access flag for GFXMMU registers
  • 0x5003282CFCR4// TZIC flag clear register 4

    • [0]CGPDMA1F (def=0x0) // clear the illegal access flag for GPDMA1
    • [1]CFLASH_REGF (def=0x0) // clear the illegal access flag for FLASH registers
    • [2]CFLASHF (def=0x0) // clear the illegal access flag for FLASH memory
    • [14]CTZSC1F (def=0x0) // clear the illegal access flag for GTZC1 TZSC registers
    • [15]CTZIC1F (def=0x0) // clear the illegal access flag for GTZC1 TZIC registers
    • [16]COCTOSPI1_MEMF (def=0x0) // clear the illegal access flag for MPCWM1 (OCTOSPI1) memory bank
    • [17]CFSMC_MEMF (def=0x0) // clear the illegal access flag for MPCWM2 (FSMC NAND) and MPCWM3
    • [18]CBKPSRAMF (def=0x0) // clear the illegal access flag for MPCWM3 (BKPSRAM) memory bank
    • [19]COCTOSPI2_MEMF (def=0x0) // clear the illegal access flag for OCTOSPI2 memory bank
    • [20]CHSPI1_MEMF (def=0x0) // clear the illegal access flag for HSPI1 memory bank
    • [24]CSRAM1F (def=0x0) // clear the illegal access flag for SRAM1
    • [25]CMPCBB1_REGF (def=0x0) // clear the illegal access flag for MPCBB1 registers
    • [26]CSRAM2F (def=0x0) // clear the illegal access flag for SRAM2
    • [27]CMPCBB2_REGF (def=0x0) // clear the illegal access flag for MPCBB2 registers
    • [28]CSRAM3F (def=0x0) // clear the illegal access flag for SRAM3
    • [29]CMPCBB3_REGF (def=0x0) // clear the illegal access flag for MPCBB3 registers
    • [30]CSRAM5F (def=0x0) // clear the illegal access flag for SRAM5
    • [31]CMPCBB5_REGF (def=0x0) // clear the illegal access flag for MPCBB5 registers
• 0x40032400GTZC1_TZSC// GTZC1_TZSC

  • 0x40032400TZSC_CR// TZSC control register

    • [0]LCK (def=0x0) // lock the configuration of GTZC1_TZSC_SECCFGRx and GTZC1_TZSC_PRIVCFGRx registers until next reset
  • 0x40032410TZSC_SECCFGR1// TZSC secure configuration register 1

    • [0]TIM2SEC (def=0x0) // secure access mode for TIM2
    • [1]TIM3SEC (def=0x0) // secure access mode for TIM3
    • [2]TIM4SEC (def=0x0) // secure access mode for TIM4
    • [3]TIM5SEC (def=0x0) // secure access mode for TIM5
    • [4]TIM6SEC (def=0x0) // secure access mode for TIM6
    • [5]TIM7SEC (def=0x0) // secure access mode for TIM7
    • [6]WWDGSEC (def=0x0) // secure access mode for WWDG
    • [7]IWDGSEC (def=0x0) // secure access mode for IWDG
    • [8]SPI2SEC (def=0x0) // secure access mode for SPI2
    • [9]USART2SEC (def=0x0) // secure access mode for USART2
    • [10]USART3SEC (def=0x0) // secure access mode for USART3
    • [11]UART4SEC (def=0x0) // secure access mode for UART4
    • [12]UART5SEC (def=0x0) // secure access mode for UART5
    • [13]I2C1SEC (def=0x0) // secure access mode for I2C1
    • [14]I2C2SEC (def=0x0) // secure access mode for I2C2
    • [15]CRSSEC (def=0x0) // secure access mode for CRS
    • [16]I2C4SEC (def=0x0) // secure access mode for I2C4
    • [17]LPTIM2SEC (def=0x0) // secure access mode for LPTIM2
    • [18]FDCAN1SEC (def=0x0) // secure access mode for FDCAN1
    • [19]UCPD1SEC (def=0x0) // secure access mode for UCPD1
    • [21]USART6SEC (def=0x0) // USART6SEC
    • [22]I2C5SEC (def=0x0) // I2C5SEC
    • [23]I2C6SEC (def=0x0) // I2C6SEC
  • 0x40032414TZSC_SECCFGR2// TZSC secure configuration register 2

    • [0]TIM1SEC (def=0x0) // secure access mode for TIM1
    • [1]SPI1SEC (def=0x0) // secure access mode for SPI1
    • [2]TIM8SEC (def=0x0) // secure access mode for TIM8
    • [3]USART1SEC (def=0x0) // secure access mode for USART1
    • [4]TIM15SEC (def=0x0) // secure access mode for TIM5
    • [5]TIM16SEC (def=0x0) // secure access mode for TIM6
    • [6]TIM17SEC (def=0x0) // secure access mode for TIM7
    • [7]SAI1SEC (def=0x0) // secure access mode for SAI1
    • [8]SAI2SEC (def=0x0) // secure access mode for SAI2
    • [9]LTDCSEC (def=0x0) // LTDCSEC
    • [10]DSISEC (def=0x0) // DSISEC
  • 0x40032418TZSC_SECCFGR3// TZSC secure configuration register 3

    • [0]MDF1SEC (def=0x0) // secure access mode for MDF1
    • [1]CORDICSEC (def=0x0) // secure access mode for CORDIC
    • [2]FMACSEC (def=0x0) // secure access mode for FMAC
    • [3]CRCSEC (def=0x0) // secure access mode for CRC
    • [4]TSCSEC (def=0x0) // secure access mode for TSC
    • [5]DMA2DSEC (def=0x0) // secure access mode for register of DMA2D
    • [6]ICACHE_REGSEC (def=0x0) // secure access mode for ICACHE registers
    • [7]DCACHE1_REGSEC (def=0x0) // secure access mode for DCACHE1 registers
    • [8]ADC1SEC (def=0x0) // secure access mode for ADC1
    • [9]DCMISEC (def=0x0) // secure access mode for DCMI
    • [10]OTGFSSEC (def=0x0) // secure access mode for OTG_FS
    • [12]HASHSEC (def=0x0) // secure access mode for HASH
    • [13]RNGSEC (def=0x0) // secure access mode for RNG
    • [16]OCTOSPIMSEC (def=0x0) // secure access mode for OCTOSPIM
    • [17]SDMMC1SEC (def=0x0) // secure access mode for SDMMC2
    • [18]SDMMC2SEC (def=0x0) // secure access mode for SDMMC1
    • [19]FSMC_REGSEC (def=0x0) // secure access mode for FSMC registers
    • [20]OCTOSPI1_REGSEC (def=0x0) // secure access mode for OCTOSPI1 registers
    • [21]OCTOSPI2_REGSEC (def=0x0) // secure access mode for OCTOSPI2 registers
    • [22]RAMCFGSEC (def=0x0) // secure access mode for RAMCFG
    • [23]GPU2DSEC (def=0x0) // GPU2DSEC
    • [24]GFXMMUSEC (def=0x0) // GFXMMUSEC
    • [25]GFXMMU_REGSEC (def=0x0) // GFXMMU_REGSEC
    • [26]HSPI1_REGSEC (def=0x0) // HSPI1_REGSEC
    • [27]DCACHE2_REGSEC (def=0x0) // DCACHE2_REGSEC
  • 0x40032420TZSC_PRIVCFGR1// TZSC privilege configuration register 1

    • [0]TIM2PRIV (def=0x0) // privileged access mode for TIM2
    • [1]TIM3PRIV (def=0x0) // privileged access mode for TIM3
    • [2]TIM4PRIV (def=0x0) // privileged access mode for TIM4
    • [3]TIM5PRIV (def=0x0) // privileged access mode for TIM5
    • [4]TIM6PRIV (def=0x0) // privileged access mode for TIM6
    • [5]TIM7PRIV (def=0x0) // privileged access mode for TIM7
    • [6]WWDGPRIV (def=0x0) // privileged access mode for WWDG
    • [7]IWDGPRIV (def=0x0) // privileged access mode for IWDG
    • [8]SPI2PRIV (def=0x0) // privileged access mode for SPI2
    • [9]USART2PRIV (def=0x0) // privileged access mode for USART2
    • [10]USART3PRIV (def=0x0) // privileged access mode for USART3
    • [11]UART4PRIV (def=0x0) // privileged access mode for UART4
    • [12]UART5PRIV (def=0x0) // privileged access mode for UART5
    • [13]I2C1PRIV (def=0x0) // privileged access mode for I2C1
    • [14]I2C2PRIV (def=0x0) // privileged access mode for I2C2
    • [15]CRSPRIV (def=0x0) // privileged access mode for CRS
    • [16]I2C4PRIV (def=0x0) // privileged access mode for I2C4
    • [17]LPTIM2PRIV (def=0x0) // privileged access mode for LPTIM2
    • [18]FDCAN1PRIV (def=0x0) // privileged access mode for FDCAN1
    • [19]UCPD1PRIV (def=0x0) // privileged access mode for UCPD1
    • [21]USART6PRIV (def=0x0) // USART6PRIV
    • [22]I2C5PRIV (def=0x0) // I2C5PRIV
    • [23]I2C6PRIV (def=0x0) // I2C6PRIV
  • 0x40032424TZSC_PRIVCFGR2// TZSC privilege configuration register 2

    • [0]TIM1PRIV (def=0x0) // privileged access mode for TIM1
    • [1]SPI1PRIV (def=0x0) // privileged access mode for SPI1PRIV
    • [2]TIM8PRIV (def=0x0) // privileged access mode for TIM8
    • [3]USART1PRIV (def=0x0) // privileged access mode for USART1
    • [4]TIM15PRIV (def=0x0) // privileged access mode for TIM15
    • [5]TIM16PRIV (def=0x0) // privileged access mode for TIM16
    • [6]TIM17PRIV (def=0x0) // privileged access mode for TIM17
    • [7]SAI1PRIV (def=0x0) // privileged access mode for SAI1
    • [8]SAI2PRIV (def=0x0) // privileged access mode for SAI2
    • [9]LTDCPRIV (def=0x0) // LTDCPRIV
    • [10]DSIPRIV (def=0x0) // DSIPRIV
  • 0x40032428TZSC_PRIVCFGR3// TZSC privilege configuration register 3

    • [0]MDF1PRIV (def=0x0) // privileged access mode for MDF1
    • [1]CORDICPRIV (def=0x0) // privileged access mode for CORDIC
    • [2]FMACPRIV (def=0x0) // privileged access mode for FMAC
    • [3]CRCPRIV (def=0x0) // privileged access mode for CRC
    • [4]TSCPRIV (def=0x0) // privileged access mode for TSC
    • [5]DMA2DPRIV (def=0x0) // privileged access mode for register of DMA2D
    • [6]ICACHE_REGPRIV (def=0x0) // privileged access mode for ICACHE registers
    • [7]DCACHE1_REGPRIV (def=0x0) // privileged access mode for DCACHE1 registers
    • [8]ADC1PRIV (def=0x0) // privileged access mode for ADC1
    • [9]DCMIPRIV (def=0x0) // privileged access mode for DCMI
    • [10]OTGFSPRIV (def=0x0) // privileged access mode for OTG_FS
    • [12]HASHPRIV (def=0x0) // privileged access mode for HASH
    • [13]RNGPRIV (def=0x0) // privileged access mode for RNG
    • [16]OCTOSPIMPRIV (def=0x0) // privileged access mode for OCTOSPIM
    • [17]SDMMC1PRIV (def=0x0) // privileged access mode for SDMMC2
    • [18]SDMMC2PRIV (def=0x0) // privileged access mode for SDMMC1
    • [19]FSMC_REGPRIV (def=0x0) // privileged access mode for FSMC registers
    • [20]OCTOSPI1_REGPRIV (def=0x0) // privileged access mode for OCTOSPI1
    • [21]OCTOSPI2_REGPRIV (def=0x0) // privileged access mode for OCTOSPI2
    • [22]RAMCFGPRIV (def=0x0) // privileged access mode for RAMCFG
    • [23]GPU2DPRIV (def=0x0) // GPU2DPRIV
    • [24]GFXMMUPRIV (def=0x0) // GFXMMUPRIV
    • [25]GFXMMU_REGPRIV (def=0x0) // GFXMMU_REGPRIV
    • [26]HSPI1_REGPRIV (def=0x0) // HSPI1_REGPRIV
    • [27]DCACHE2_REGPRIV (def=0x0) // DCACHE2_REGPRIV
  • 0x40032440TZSC_MPCWM1ACFGR// TZSC memory 1 sub-region A watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x40032444TZSC_MPCWM1AR// TZSC memory 1 sub-region A watermark register

    • [0:10]SUBA_START (def=0x0) // Start of sub-region A
    • [16:27]SUBA_LENGTH (def=0x0) // Length of sub-region A
  • 0x40032448TZSC_MPCWM1BCFGR// TZSC memory 1 sub-region B watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x4003244CTZSC_MPCWM1BR// TZSC memory 1 sub-region B watermark register

    • [0:10]SUBB_START (def=0x0) // Start of sub-region A
    • [16:27]SUBB_LENGTH (def=0x0) // Length of sub-region A
  • 0x40032450TZSC_MPCWM2ACFGR// TZSC memory 2 sub-region A watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x40032454TZSC_MPCWM2AR// TZSC memory 2 sub-region A watermark register

    • [0:10]SUBA_START (def=0x0) // Start of sub-region A
    • [16:27]SUBA_LENGTH (def=0x0) // Length of sub-region A
  • 0x40032458TZSC_MPCWM2BCFGR// TZSC memory 2 sub-region B watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x4003245CTZSC_MPCWM2BR// TZSC memory 2 sub-region B watermark register

    • [0:10]SUBB_START (def=0x0) // Start of sub-region A
    • [16:27]SUBB_LENGTH (def=0x0) // Length of sub-region A
  • 0x40032460TZSC_MPCWM3ACFGR// TZSC memory 3 sub-region A watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x40032464TZSC_MPCWM3AR// TZSC memory 3 sub-region A watermark register

    • [0:10]SUBA_START (def=0x0) // Start of sub-region A
    • [16:27]SUBA_LENGTH (def=0x0) // Length of sub-region A
  • 0x40032470TZSC_MPCWM4ACFGR// TZSC memory 4 sub-region A watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x40032474TZSC_MPCWM4AR// TZSC memory 4 sub-region A watermark register

    • [0:10]SUBA_START (def=0x0) // Start of sub-region A
    • [16:27]SUBA_LENGTH (def=0x0) // Length of sub-region A
  • 0x40032480TZSC_MPCWM5ACFGR// TZSC memory 5 sub-region A watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x40032484TZSC_MPCWM5AR// TZSC memory 5 sub-region A watermark register

    • [0:10]SUBA_START (def=0x0) // Start of sub-region A
    • [16:27]SUBA_LENGTH (def=0x0) // Length of sub-region A
  • 0x40032488TZSC_MPCWM5BCFGR// TZSC memory 5 sub-region B watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x4003248CTZSC_MPCWM5BR// TZSC memory 5 sub-region B watermark register

    • [0:10]SUBB_START (def=0x0) // Start of sub-region A
    • [16:27]SUBB_LENGTH (def=0x0) // Length of sub-region A
  • 0x40032490TZSC_MPCWM6ACFGR// TZSC memory 6 sub-region B watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x40032494TZSC_MPCWM6AR// TZSC memory 6 sub-region B watermark register

    • [0:10]SUBA_START (def=0x0) // Start of sub-region A
    • [16:27]SUBA_LENGTH (def=0x0) // Length of sub-region A
  • 0x40032498TZSC_MPCWM6BCFGR// TZSC memory 6 sub-region B watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x4003249CTZSC_MPCWM6BR// TZSC memory 6 sub-region B watermark register

    • [0:10]SUBB_START (def=0x0) // Start of sub-region A
    • [16:27]SUBB_LENGTH (def=0x0) // Length of sub-region A
• 0x50032400SEC_GTZC1_TZSC//

  • 0x50032400TZSC_CR// TZSC control register

    • [0]LCK (def=0x0) // lock the configuration of GTZC1_TZSC_SECCFGRx and GTZC1_TZSC_PRIVCFGRx registers until next reset
  • 0x50032410TZSC_SECCFGR1// TZSC secure configuration register 1

    • [0]TIM2SEC (def=0x0) // secure access mode for TIM2
    • [1]TIM3SEC (def=0x0) // secure access mode for TIM3
    • [2]TIM4SEC (def=0x0) // secure access mode for TIM4
    • [3]TIM5SEC (def=0x0) // secure access mode for TIM5
    • [4]TIM6SEC (def=0x0) // secure access mode for TIM6
    • [5]TIM7SEC (def=0x0) // secure access mode for TIM7
    • [6]WWDGSEC (def=0x0) // secure access mode for WWDG
    • [7]IWDGSEC (def=0x0) // secure access mode for IWDG
    • [8]SPI2SEC (def=0x0) // secure access mode for SPI2
    • [9]USART2SEC (def=0x0) // secure access mode for USART2
    • [10]USART3SEC (def=0x0) // secure access mode for USART3
    • [11]UART4SEC (def=0x0) // secure access mode for UART4
    • [12]UART5SEC (def=0x0) // secure access mode for UART5
    • [13]I2C1SEC (def=0x0) // secure access mode for I2C1
    • [14]I2C2SEC (def=0x0) // secure access mode for I2C2
    • [15]CRSSEC (def=0x0) // secure access mode for CRS
    • [16]I2C4SEC (def=0x0) // secure access mode for I2C4
    • [17]LPTIM2SEC (def=0x0) // secure access mode for LPTIM2
    • [18]FDCAN1SEC (def=0x0) // secure access mode for FDCAN1
    • [19]UCPD1SEC (def=0x0) // secure access mode for UCPD1
    • [21]USART6SEC (def=0x0) // USART6SEC
    • [22]I2C5SEC (def=0x0) // I2C5SEC
    • [23]I2C6SEC (def=0x0) // I2C6SEC
  • 0x50032414TZSC_SECCFGR2// TZSC secure configuration register 2

    • [0]TIM1SEC (def=0x0) // secure access mode for TIM1
    • [1]SPI1SEC (def=0x0) // secure access mode for SPI1
    • [2]TIM8SEC (def=0x0) // secure access mode for TIM8
    • [3]USART1SEC (def=0x0) // secure access mode for USART1
    • [4]TIM15SEC (def=0x0) // secure access mode for TIM5
    • [5]TIM16SEC (def=0x0) // secure access mode for TIM6
    • [6]TIM17SEC (def=0x0) // secure access mode for TIM7
    • [7]SAI1SEC (def=0x0) // secure access mode for SAI1
    • [8]SAI2SEC (def=0x0) // secure access mode for SAI2
    • [9]LTDCSEC (def=0x0) // LTDCSEC
    • [10]DSISEC (def=0x0) // DSISEC
  • 0x50032418TZSC_SECCFGR3// TZSC secure configuration register 3

    • [0]MDF1SEC (def=0x0) // secure access mode for MDF1
    • [1]CORDICSEC (def=0x0) // secure access mode for CORDIC
    • [2]FMACSEC (def=0x0) // secure access mode for FMAC
    • [3]CRCSEC (def=0x0) // secure access mode for CRC
    • [4]TSCSEC (def=0x0) // secure access mode for TSC
    • [5]DMA2DSEC (def=0x0) // secure access mode for register of DMA2D
    • [6]ICACHE_REGSEC (def=0x0) // secure access mode for ICACHE registers
    • [7]DCACHE1_REGSEC (def=0x0) // secure access mode for DCACHE1 registers
    • [8]ADC1SEC (def=0x0) // secure access mode for ADC1
    • [9]DCMISEC (def=0x0) // secure access mode for DCMI
    • [10]OTGFSSEC (def=0x0) // secure access mode for OTG_FS
    • [12]HASHSEC (def=0x0) // secure access mode for HASH
    • [13]RNGSEC (def=0x0) // secure access mode for RNG
    • [16]OCTOSPIMSEC (def=0x0) // secure access mode for OCTOSPIM
    • [17]SDMMC1SEC (def=0x0) // secure access mode for SDMMC2
    • [18]SDMMC2SEC (def=0x0) // secure access mode for SDMMC1
    • [19]FSMC_REGSEC (def=0x0) // secure access mode for FSMC registers
    • [20]OCTOSPI1_REGSEC (def=0x0) // secure access mode for OCTOSPI1 registers
    • [21]OCTOSPI2_REGSEC (def=0x0) // secure access mode for OCTOSPI2 registers
    • [22]RAMCFGSEC (def=0x0) // secure access mode for RAMCFG
    • [23]GPU2DSEC (def=0x0) // GPU2DSEC
    • [24]GFXMMUSEC (def=0x0) // GFXMMUSEC
    • [25]GFXMMU_REGSEC (def=0x0) // GFXMMU_REGSEC
    • [26]HSPI1_REGSEC (def=0x0) // HSPI1_REGSEC
    • [27]DCACHE2_REGSEC (def=0x0) // DCACHE2_REGSEC
  • 0x50032420TZSC_PRIVCFGR1// TZSC privilege configuration register 1

    • [0]TIM2PRIV (def=0x0) // privileged access mode for TIM2
    • [1]TIM3PRIV (def=0x0) // privileged access mode for TIM3
    • [2]TIM4PRIV (def=0x0) // privileged access mode for TIM4
    • [3]TIM5PRIV (def=0x0) // privileged access mode for TIM5
    • [4]TIM6PRIV (def=0x0) // privileged access mode for TIM6
    • [5]TIM7PRIV (def=0x0) // privileged access mode for TIM7
    • [6]WWDGPRIV (def=0x0) // privileged access mode for WWDG
    • [7]IWDGPRIV (def=0x0) // privileged access mode for IWDG
    • [8]SPI2PRIV (def=0x0) // privileged access mode for SPI2
    • [9]USART2PRIV (def=0x0) // privileged access mode for USART2
    • [10]USART3PRIV (def=0x0) // privileged access mode for USART3
    • [11]UART4PRIV (def=0x0) // privileged access mode for UART4
    • [12]UART5PRIV (def=0x0) // privileged access mode for UART5
    • [13]I2C1PRIV (def=0x0) // privileged access mode for I2C1
    • [14]I2C2PRIV (def=0x0) // privileged access mode for I2C2
    • [15]CRSPRIV (def=0x0) // privileged access mode for CRS
    • [16]I2C4PRIV (def=0x0) // privileged access mode for I2C4
    • [17]LPTIM2PRIV (def=0x0) // privileged access mode for LPTIM2
    • [18]FDCAN1PRIV (def=0x0) // privileged access mode for FDCAN1
    • [19]UCPD1PRIV (def=0x0) // privileged access mode for UCPD1
    • [21]USART6PRIV (def=0x0) // USART6PRIV
    • [22]I2C5PRIV (def=0x0) // I2C5PRIV
    • [23]I2C6PRIV (def=0x0) // I2C6PRIV
  • 0x50032424TZSC_PRIVCFGR2// TZSC privilege configuration register 2

    • [0]TIM1PRIV (def=0x0) // privileged access mode for TIM1
    • [1]SPI1PRIV (def=0x0) // privileged access mode for SPI1PRIV
    • [2]TIM8PRIV (def=0x0) // privileged access mode for TIM8
    • [3]USART1PRIV (def=0x0) // privileged access mode for USART1
    • [4]TIM15PRIV (def=0x0) // privileged access mode for TIM15
    • [5]TIM16PRIV (def=0x0) // privileged access mode for TIM16
    • [6]TIM17PRIV (def=0x0) // privileged access mode for TIM17
    • [7]SAI1PRIV (def=0x0) // privileged access mode for SAI1
    • [8]SAI2PRIV (def=0x0) // privileged access mode for SAI2
    • [9]LTDCPRIV (def=0x0) // LTDCPRIV
    • [10]DSIPRIV (def=0x0) // DSIPRIV
  • 0x50032428TZSC_PRIVCFGR3// TZSC privilege configuration register 3

    • [0]MDF1PRIV (def=0x0) // privileged access mode for MDF1
    • [1]CORDICPRIV (def=0x0) // privileged access mode for CORDIC
    • [2]FMACPRIV (def=0x0) // privileged access mode for FMAC
    • [3]CRCPRIV (def=0x0) // privileged access mode for CRC
    • [4]TSCPRIV (def=0x0) // privileged access mode for TSC
    • [5]DMA2DPRIV (def=0x0) // privileged access mode for register of DMA2D
    • [6]ICACHE_REGPRIV (def=0x0) // privileged access mode for ICACHE registers
    • [7]DCACHE1_REGPRIV (def=0x0) // privileged access mode for DCACHE1 registers
    • [8]ADC1PRIV (def=0x0) // privileged access mode for ADC1
    • [9]DCMIPRIV (def=0x0) // privileged access mode for DCMI
    • [10]OTGFSPRIV (def=0x0) // privileged access mode for OTG_FS
    • [12]HASHPRIV (def=0x0) // privileged access mode for HASH
    • [13]RNGPRIV (def=0x0) // privileged access mode for RNG
    • [16]OCTOSPIMPRIV (def=0x0) // privileged access mode for OCTOSPIM
    • [17]SDMMC1PRIV (def=0x0) // privileged access mode for SDMMC2
    • [18]SDMMC2PRIV (def=0x0) // privileged access mode for SDMMC1
    • [19]FSMC_REGPRIV (def=0x0) // privileged access mode for FSMC registers
    • [20]OCTOSPI1_REGPRIV (def=0x0) // privileged access mode for OCTOSPI1
    • [21]OCTOSPI2_REGPRIV (def=0x0) // privileged access mode for OCTOSPI2
    • [22]RAMCFGPRIV (def=0x0) // privileged access mode for RAMCFG
    • [23]GPU2DPRIV (def=0x0) // GPU2DPRIV
    • [24]GFXMMUPRIV (def=0x0) // GFXMMUPRIV
    • [25]GFXMMU_REGPRIV (def=0x0) // GFXMMU_REGPRIV
    • [26]HSPI1_REGPRIV (def=0x0) // HSPI1_REGPRIV
    • [27]DCACHE2_REGPRIV (def=0x0) // DCACHE2_REGPRIV
  • 0x50032440TZSC_MPCWM1ACFGR// TZSC memory 1 sub-region A watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x50032444TZSC_MPCWM1AR// TZSC memory 1 sub-region A watermark register

    • [0:10]SUBA_START (def=0x0) // Start of sub-region A
    • [16:27]SUBA_LENGTH (def=0x0) // Length of sub-region A
  • 0x50032448TZSC_MPCWM1BCFGR// TZSC memory 1 sub-region B watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x5003244CTZSC_MPCWM1BR// TZSC memory 1 sub-region B watermark register

    • [0:10]SUBB_START (def=0x0) // Start of sub-region A
    • [16:27]SUBB_LENGTH (def=0x0) // Length of sub-region A
  • 0x50032450TZSC_MPCWM2ACFGR// TZSC memory 2 sub-region A watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x50032454TZSC_MPCWM2AR// TZSC memory 2 sub-region A watermark register

    • [0:10]SUBA_START (def=0x0) // Start of sub-region A
    • [16:27]SUBA_LENGTH (def=0x0) // Length of sub-region A
  • 0x50032458TZSC_MPCWM2BCFGR// TZSC memory 2 sub-region B watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x5003245CTZSC_MPCWM2BR// TZSC memory 2 sub-region B watermark register

    • [0:10]SUBB_START (def=0x0) // Start of sub-region A
    • [16:27]SUBB_LENGTH (def=0x0) // Length of sub-region A
  • 0x50032460TZSC_MPCWM3ACFGR// TZSC memory 3 sub-region A watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x50032464TZSC_MPCWM3AR// TZSC memory 3 sub-region A watermark register

    • [0:10]SUBA_START (def=0x0) // Start of sub-region A
    • [16:27]SUBA_LENGTH (def=0x0) // Length of sub-region A
  • 0x50032470TZSC_MPCWM4ACFGR// TZSC memory 4 sub-region A watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x50032474TZSC_MPCWM4AR// TZSC memory 4 sub-region A watermark register

    • [0:10]SUBA_START (def=0x0) // Start of sub-region A
    • [16:27]SUBA_LENGTH (def=0x0) // Length of sub-region A
  • 0x50032480TZSC_MPCWM5ACFGR// TZSC memory 5 sub-region A watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x50032484TZSC_MPCWM5AR// TZSC memory 5 sub-region A watermark register

    • [0:10]SUBA_START (def=0x0) // Start of sub-region A
    • [16:27]SUBA_LENGTH (def=0x0) // Length of sub-region A
  • 0x50032488TZSC_MPCWM5BCFGR// TZSC memory 5 sub-region B watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x5003248CTZSC_MPCWM5BR// TZSC memory 5 sub-region B watermark register

    • [0:10]SUBB_START (def=0x0) // Start of sub-region A
    • [16:27]SUBB_LENGTH (def=0x0) // Length of sub-region A
  • 0x50032490TZSC_MPCWM6ACFGR// TZSC memory 6 sub-region B watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x50032494TZSC_MPCWM6AR// TZSC memory 6 sub-region B watermark register

    • [0:10]SUBA_START (def=0x0) // Start of sub-region A
    • [16:27]SUBA_LENGTH (def=0x0) // Length of sub-region A
  • 0x50032498TZSC_MPCWM6BCFGR// TZSC memory 6 sub-region B watermark configuration register

    • [0]SREN (def=0x0) // Sub-region enable
    • [1]SRLOCK (def=0x0) // Sub-region lock
    • [8]SEC (def=0x0) // Secure sub-region
    • [9]PRIV (def=0x0) // Privileged sub-region
  • 0x5003249CTZSC_MPCWM6BR// TZSC memory 6 sub-region B watermark register

    • [0:10]SUBB_START (def=0x0) // Start of sub-region A
    • [16:27]SUBB_LENGTH (def=0x0) // Length of sub-region A
• 0x46023800GTZC2_MPCBB4// GTZC2_MPCBB4

  • 0x46023800MPCBB4_CR// MPCBB control register

    • [0]GLOCK (def=0x0) // lock the control register of the MPCBB until next reset
    • [30]INVSECSTATE (def=0x0) // SRAMx clocks security state
    • [31]SRWILADIS (def=0x0) // secure read/write illegal access disable
  • 0x46023810MPCBB4_CFGLOCK// GTZC2 SRAM4 MPCBB configuration lock register

    • [0]SPLCK0 (def=0x0) // Security/privilege configuration lock for super-block 0
  • 0x46023900MPCBB4_SECCFGR0// MPCBB security configuration for super-block 0 register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x46023A00MPCBB4_PRIVCFGR0// MPCBB privileged configuration for super-block 0 register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
• 0x56023800SEC_GTZC2_MPCBB4//

  • 0x56023800MPCBB4_CR// MPCBB control register

    • [0]GLOCK (def=0x0) // lock the control register of the MPCBB until next reset
    • [30]INVSECSTATE (def=0x0) // SRAMx clocks security state
    • [31]SRWILADIS (def=0x0) // secure read/write illegal access disable
  • 0x56023810MPCBB4_CFGLOCK// GTZC2 SRAM4 MPCBB configuration lock register

    • [0]SPLCK0 (def=0x0) // Security/privilege configuration lock for super-block 0
  • 0x56023900MPCBB4_SECCFGR0// MPCBB security configuration for super-block 0 register

    • [0]SEC0 (def=0x1) // SEC0
    • [1]SEC1 (def=0x1) // SEC1
    • [2]SEC2 (def=0x1) // SEC2
    • [3]SEC3 (def=0x1) // SEC3
    • [4]SEC4 (def=0x1) // SEC4
    • [5]SEC5 (def=0x1) // SEC5
    • [6]SEC6 (def=0x1) // SEC6
    • [7]SEC7 (def=0x1) // SEC7
    • [8]SEC8 (def=0x1) // SEC8
    • [9]SEC9 (def=0x1) // SEC9
    • [10]SEC10 (def=0x1) // SEC10
    • [11]SEC11 (def=0x1) // SEC11
    • [12]SEC12 (def=0x1) // SEC12
    • [13]SEC13 (def=0x1) // SEC13
    • [14]SEC14 (def=0x1) // SEC14
    • [15]SEC15 (def=0x1) // SEC15
    • [16]SEC16 (def=0x1) // SEC16
    • [17]SEC17 (def=0x1) // SEC17
    • [18]SEC18 (def=0x1) // SEC18
    • [19]SEC19 (def=0x1) // SEC19
    • [20]SEC20 (def=0x1) // SEC20
    • [21]SEC21 (def=0x1) // SEC21
    • [22]SEC22 (def=0x1) // SEC22
    • [23]SEC23 (def=0x1) // SEC23
    • [24]SEC24 (def=0x1) // SEC24
    • [25]SEC25 (def=0x1) // SEC25
    • [26]SEC26 (def=0x1) // SEC26
    • [27]SEC27 (def=0x1) // SEC27
    • [28]SEC28 (def=0x1) // SEC28
    • [29]SEC29 (def=0x1) // SEC29
    • [30]SEC30 (def=0x1) // SEC30
    • [31]SEC31 (def=0x1) // SEC31
  • 0x56023A00MPCBB4_PRIVCFGR0// MPCBB privileged configuration for super-block 0 register

    • [0]PRIV0 (def=0x1) // PRIV0
    • [1]PRIV1 (def=0x1) // PRIV1
    • [2]PRIV2 (def=0x1) // PRIV2
    • [3]PRIV3 (def=0x1) // PRIV3
    • [4]PRIV4 (def=0x1) // PRIV4
    • [5]PRIV5 (def=0x1) // PRIV5
    • [6]PRIV6 (def=0x1) // PRIV6
    • [7]PRIV7 (def=0x1) // PRIV7
    • [8]PRIV8 (def=0x1) // PRIV8
    • [9]PRIV9 (def=0x1) // PRIV9
    • [10]PRIV10 (def=0x1) // PRIV10
    • [11]PRIV11 (def=0x1) // PRIV11
    • [12]PRIV12 (def=0x1) // PRIV12
    • [13]PRIV13 (def=0x1) // PRIV13
    • [14]PRIV14 (def=0x1) // PRIV14
    • [15]PRIV15 (def=0x1) // PRIV15
    • [16]PRIV16 (def=0x1) // PRIV16
    • [17]PRIV17 (def=0x1) // PRIV17
    • [18]PRIV18 (def=0x1) // PRIV18
    • [19]PRIV19 (def=0x1) // PRIV19
    • [20]PRIV20 (def=0x1) // PRIV20
    • [21]PRIV21 (def=0x1) // PRIV21
    • [22]PRIV22 (def=0x1) // PRIV22
    • [23]PRIV23 (def=0x1) // PRIV23
    • [24]PRIV24 (def=0x1) // PRIV24
    • [25]PRIV25 (def=0x1) // PRIV25
    • [26]PRIV26 (def=0x1) // PRIV26
    • [27]PRIV27 (def=0x1) // PRIV27
    • [28]PRIV28 (def=0x1) // PRIV28
    • [29]PRIV29 (def=0x1) // PRIV29
    • [30]PRIV30 (def=0x1) // PRIV30
    • [31]PRIV31 (def=0x1) // PRIV31
• 0x46023400GTZC2_TZIC// GTZC2_TZIC

  • 0x46023400IER1// TZIC interrupt enable register 1

    • [0]SPI3IE (def=0x0) // illegal access interrupt enable for SPI3
    • [1]LPUART1IE (def=0x0) // illegal access interrupt enable for LPUART1
    • [2]I2C3IE (def=0x0) // illegal access interrupt enable for I2C3
    • [3]LPTIM1IE (def=0x0) // illegal access interrupt enable for LPTIM1
    • [4]LPTIM3IE (def=0x0) // illegal access interrupt enable for LPTIM3
    • [5]LPTIM4IE (def=0x0) // illegal access interrupt enable for LPTIM4
    • [6]OPAMPIE (def=0x0) // illegal access interrupt enable for OPAMP
    • [7]COMPIE (def=0x0) // illegal access interrupt enable for COMP
    • [8]ADC2IE (def=0x0) // illegal access interrupt enable for ADC2
    • [9]VREFBUFIE (def=0x0) // illegal access interrupt enable for VREFBUF
    • [11]DAC1IE (def=0x0) // illegal access interrupt enable for DAC1
    • [12]ADF1IE (def=0x0) // illegal access interrupt enable for ADF1
  • 0x46023404IER2// TZIC interrupt enable register 2

    • [0]SYSCFGIE (def=0x0) // illegal access interrupt enable for SYSCFG
    • [1]RTCIE (def=0x0) // illegal access interrupt enable for RTC
    • [2]TAMPIE (def=0x0) // illegal access interrupt enable for TAMP
    • [3]PWRIE (def=0x0) // illegal access interrupt enable for PWR
    • [4]RCCIE (def=0x0) // illegal access interrupt enable for RCC
    • [5]LPDMA1IE (def=0x0) // illegal access interrupt enable for LPDMA
    • [6]EXTIIE (def=0x0) // illegal access interrupt enable for EXTI
    • [14]TZSC2IE (def=0x0) // illegal access interrupt enable for GTZC2 TZSC registers
    • [15]TZIC2IE (def=0x0) // illegal access interrupt enable for GTZC2 TZIC registers
    • [24]SRAM4IE (def=0x0) // illegal access interrupt enable for SRAM4
    • [25]MPCBB4_REGIE (def=0x0) // illegal access interrupt enable for MPCBB4 registers
  • 0x46023410SR1// TZIC status register 1

    • [0]SPI3F (def=0x0) // illegal access flag for SPI3
    • [1]LPUART1F (def=0x0) // illegal access flag for LPUART1
    • [2]I2C3F (def=0x0) // illegal access flag for I2C3
    • [3]LPTIM1F (def=0x0) // illegal access flag for LPTIM1
    • [4]LPTIM3F (def=0x0) // illegal access flag for LPTIM3
    • [5]LPTIM4F (def=0x0) // illegal access flag for LPTIM4
    • [6]OPAMPF (def=0x0) // illegal access flag for OPAMP
    • [7]COMPF (def=0x0) // illegal access flag for COMP
    • [8]ADC2F (def=0x0) // illegal access flag for ADC2
    • [9]VREFBUFF (def=0x0) // illegal access flag for VREFBUF
    • [11]DAC1F (def=0x0) // illegal access flag for DAC1
    • [12]ADF1F (def=0x0) // illegal access flag for ADF1
  • 0x46023414SR2// TZIC status register 2

    • [0]SYSCFGF (def=0x0) // illegal access flag for SYSCFG
    • [1]RTCF (def=0x0) // illegal access flag for RTC
    • [2]TAMPF (def=0x0) // illegal access flag for TAMP
    • [3]PWRF (def=0x0) // illegal access flag for PWRUSART1F
    • [4]RCCF (def=0x0) // illegal access flag for RCC
    • [5]LPDMA1F (def=0x0) // illegal access flag for LPDMA
    • [6]EXTIF (def=0x0) // illegal access flag for EXTI
    • [14]TZSC2F (def=0x0) // illegal access flag for GTZC2 TZSC registers
    • [15]TZIC2F (def=0x0) // illegal access flag for GTZC2 TZIC registers
    • [24]SRAM4F (def=0x0) // illegal access flag for SRAM4
    • [25]MPCBB4_REGF (def=0x0) // illegal access flag for MPCBB4 registers
  • 0x46023420FCR1// TZIC flag clear register 1

    • [0]CSPI3F (def=0x0) // clear the illegal access flag for SPI3
    • [1]CLPUART1F (def=0x0) // clear the illegal access flag for LPUART1
    • [2]CI2C3F (def=0x0) // clear the illegal access flag for I2C3
    • [3]CLPTIM1F (def=0x0) // clear the illegal access flag for LPTIM1
    • [4]CLPTIM3F (def=0x0) // clear the illegal access flag for LPTIM3
    • [5]CLPTIM4F (def=0x0) // clear the illegal access flag for LPTIM4
    • [6]COPAMPF (def=0x0) // clear the illegal access flag for OPAMP
    • [7]CCOMPF (def=0x0) // clear the illegal access flag for COMP
    • [8]CADC2F (def=0x0) // clear the illegal access flag for ADC2
    • [9]CVREFBUFF (def=0x0) // clear the illegal access flag for VREFBUF
    • [11]CDAC1F (def=0x0) // clear the illegal access flag for DAC1
    • [12]CADF1F (def=0x0) // clear the illegal access flag for ADF1
  • 0x46023424FCR2// TZIC flag clear register 2

    • [0]CSYSCFGF (def=0x0) // clear the illegal access flag for SYSCFG
    • [1]CRTCF (def=0x0) // clear the illegal access flag for RTC
    • [2]CTAMPF (def=0x0) // clear the illegal access flag for TAMP
    • [3]CPWRF (def=0x0) // clear the illegal access flag for PWR
    • [4]CRCCF (def=0x0) // clear the illegal access flag for RCC
    • [5]CLPDMA1F (def=0x0) // clear the illegal access flag for LPDMA
    • [6]CEXTIF (def=0x0) // clear the illegal access flag for EXTI
    • [14]CTZSC2F (def=0x0) // clear the illegal access flag for GTZC2 TZSC registers
    • [15]CTZIC2F (def=0x0) // clear the illegal access flag for GTZC2 TZIC registers
    • [24]CSRAM4F (def=0x0) // clear the illegal access flag for SRAM4
    • [25]CMPCBB4_REGF (def=0x0) // clear the illegal access flag for MPCBB4 registers
• 0x56023400SEC_GTZC2_TZIC//

  • 0x56023400IER1// TZIC interrupt enable register 1

    • [0]SPI3IE (def=0x0) // illegal access interrupt enable for SPI3
    • [1]LPUART1IE (def=0x0) // illegal access interrupt enable for LPUART1
    • [2]I2C3IE (def=0x0) // illegal access interrupt enable for I2C3
    • [3]LPTIM1IE (def=0x0) // illegal access interrupt enable for LPTIM1
    • [4]LPTIM3IE (def=0x0) // illegal access interrupt enable for LPTIM3
    • [5]LPTIM4IE (def=0x0) // illegal access interrupt enable for LPTIM4
    • [6]OPAMPIE (def=0x0) // illegal access interrupt enable for OPAMP
    • [7]COMPIE (def=0x0) // illegal access interrupt enable for COMP
    • [8]ADC2IE (def=0x0) // illegal access interrupt enable for ADC2
    • [9]VREFBUFIE (def=0x0) // illegal access interrupt enable for VREFBUF
    • [11]DAC1IE (def=0x0) // illegal access interrupt enable for DAC1
    • [12]ADF1IE (def=0x0) // illegal access interrupt enable for ADF1
  • 0x56023404IER2// TZIC interrupt enable register 2

    • [0]SYSCFGIE (def=0x0) // illegal access interrupt enable for SYSCFG
    • [1]RTCIE (def=0x0) // illegal access interrupt enable for RTC
    • [2]TAMPIE (def=0x0) // illegal access interrupt enable for TAMP
    • [3]PWRIE (def=0x0) // illegal access interrupt enable for PWR
    • [4]RCCIE (def=0x0) // illegal access interrupt enable for RCC
    • [5]LPDMA1IE (def=0x0) // illegal access interrupt enable for LPDMA
    • [6]EXTIIE (def=0x0) // illegal access interrupt enable for EXTI
    • [14]TZSC2IE (def=0x0) // illegal access interrupt enable for GTZC2 TZSC registers
    • [15]TZIC2IE (def=0x0) // illegal access interrupt enable for GTZC2 TZIC registers
    • [24]SRAM4IE (def=0x0) // illegal access interrupt enable for SRAM4
    • [25]MPCBB4_REGIE (def=0x0) // illegal access interrupt enable for MPCBB4 registers
  • 0x56023410SR1// TZIC status register 1

    • [0]SPI3F (def=0x0) // illegal access flag for SPI3
    • [1]LPUART1F (def=0x0) // illegal access flag for LPUART1
    • [2]I2C3F (def=0x0) // illegal access flag for I2C3
    • [3]LPTIM1F (def=0x0) // illegal access flag for LPTIM1
    • [4]LPTIM3F (def=0x0) // illegal access flag for LPTIM3
    • [5]LPTIM4F (def=0x0) // illegal access flag for LPTIM4
    • [6]OPAMPF (def=0x0) // illegal access flag for OPAMP
    • [7]COMPF (def=0x0) // illegal access flag for COMP
    • [8]ADC2F (def=0x0) // illegal access flag for ADC2
    • [9]VREFBUFF (def=0x0) // illegal access flag for VREFBUF
    • [11]DAC1F (def=0x0) // illegal access flag for DAC1
    • [12]ADF1F (def=0x0) // illegal access flag for ADF1
  • 0x56023414SR2// TZIC status register 2

    • [0]SYSCFGF (def=0x0) // illegal access flag for SYSCFG
    • [1]RTCF (def=0x0) // illegal access flag for RTC
    • [2]TAMPF (def=0x0) // illegal access flag for TAMP
    • [3]PWRF (def=0x0) // illegal access flag for PWRUSART1F
    • [4]RCCF (def=0x0) // illegal access flag for RCC
    • [5]LPDMA1F (def=0x0) // illegal access flag for LPDMA
    • [6]EXTIF (def=0x0) // illegal access flag for EXTI
    • [14]TZSC2F (def=0x0) // illegal access flag for GTZC2 TZSC registers
    • [15]TZIC2F (def=0x0) // illegal access flag for GTZC2 TZIC registers
    • [24]SRAM4F (def=0x0) // illegal access flag for SRAM4
    • [25]MPCBB4_REGF (def=0x0) // illegal access flag for MPCBB4 registers
  • 0x56023420FCR1// TZIC flag clear register 1

    • [0]CSPI3F (def=0x0) // clear the illegal access flag for SPI3
    • [1]CLPUART1F (def=0x0) // clear the illegal access flag for LPUART1
    • [2]CI2C3F (def=0x0) // clear the illegal access flag for I2C3
    • [3]CLPTIM1F (def=0x0) // clear the illegal access flag for LPTIM1
    • [4]CLPTIM3F (def=0x0) // clear the illegal access flag for LPTIM3
    • [5]CLPTIM4F (def=0x0) // clear the illegal access flag for LPTIM4
    • [6]COPAMPF (def=0x0) // clear the illegal access flag for OPAMP
    • [7]CCOMPF (def=0x0) // clear the illegal access flag for COMP
    • [8]CADC2F (def=0x0) // clear the illegal access flag for ADC2
    • [9]CVREFBUFF (def=0x0) // clear the illegal access flag for VREFBUF
    • [11]CDAC1F (def=0x0) // clear the illegal access flag for DAC1
    • [12]CADF1F (def=0x0) // clear the illegal access flag for ADF1
  • 0x56023424FCR2// TZIC flag clear register 2

    • [0]CSYSCFGF (def=0x0) // clear the illegal access flag for SYSCFG
    • [1]CRTCF (def=0x0) // clear the illegal access flag for RTC
    • [2]CTAMPF (def=0x0) // clear the illegal access flag for TAMP
    • [3]CPWRF (def=0x0) // clear the illegal access flag for PWR
    • [4]CRCCF (def=0x0) // clear the illegal access flag for RCC
    • [5]CLPDMA1F (def=0x0) // clear the illegal access flag for LPDMA
    • [6]CEXTIF (def=0x0) // clear the illegal access flag for EXTI
    • [14]CTZSC2F (def=0x0) // clear the illegal access flag for GTZC2 TZSC registers
    • [15]CTZIC2F (def=0x0) // clear the illegal access flag for GTZC2 TZIC registers
    • [24]CSRAM4F (def=0x0) // clear the illegal access flag for SRAM4
    • [25]CMPCBB4_REGF (def=0x0) // clear the illegal access flag for MPCBB4 registers
• 0x46023000GTZC2_TZSC// GTZC2_TZSC

  • 0x46023000TZSC_CR// TZSC control register

    • [0]LCK (def=0x0) // lock the configuration of GTZC1_TZSC_SECCFGRx and GTZC1_TZSC_PRIVCFGRx registers until next reset
  • 0x46023010TZSC_SECCFGR1// TZSC secure configuration register 1

    • [0]SPI3SEC (def=0x0) // secure access mode for SPI3
    • [1]LPUART1SEC (def=0x0) // secure access mode for LPUART1
    • [2]I2C3SEC (def=0x0) // secure access mode for I2C3
    • [3]LPTIM1SEC (def=0x0) // secure access mode for LPTIM1
    • [4]LPTIM3SEC (def=0x0) // secure access mode for LPTIM3
    • [5]LPTIM4SEC (def=0x0) // secure access mode for LPTIM4
    • [6]OPAMPSEC (def=0x0) // secure access mode for OPAMP
    • [7]COMPSEC (def=0x0) // secure access mode for COMP
    • [8]ADC2SEC (def=0x0) // secure access mode for ADC2
    • [9]VREFBUFSEC (def=0x0) // secure access mode for VREFBUF
    • [11]DAC1SEC (def=0x0) // secure access mode for DAC1
    • [12]ADF1SEC (def=0x0) // secure access mode for ADF1
  • 0x46023020TZSC_PRIVCFGR1// TZSC privilege configuration register 1

    • [0]SPI3PRIV (def=0x0) // privileged access mode for SPI3
    • [1]LPUART1PRIV (def=0x0) // privileged access mode for LPUART1
    • [2]I2C3PRIV (def=0x0) // privileged access mode for I2C3
    • [3]LPTIM1PRIV (def=0x0) // privileged access mode for LPTIM1
    • [4]LPTIM3PRIV (def=0x0) // privileged access mode for LPTIM3
    • [5]LPTIM4PRIV (def=0x0) // privileged access mode for LPTIM4
    • [6]OPAMPPRIV (def=0x0) // privileged access mode for OPAMP
    • [7]COMPPRIV (def=0x0) // privileged access mode for COMP
    • [8]ADC2PRIV (def=0x0) // privileged access mode for ADC2
    • [9]VREFBUFPRIV (def=0x0) // privileged access mode for VREFBUF
    • [11]DAC1PRIV (def=0x0) // privileged access mode for DAC1
    • [12]ADF1PRIV (def=0x0) // privileged access mode for ADF1
• 0x56023000SEC_GTZC2_TZSC//

  • 0x56023000TZSC_CR// TZSC control register

    • [0]LCK (def=0x0) // lock the configuration of GTZC1_TZSC_SECCFGRx and GTZC1_TZSC_PRIVCFGRx registers until next reset
  • 0x56023010TZSC_SECCFGR1// TZSC secure configuration register 1

    • [0]SPI3SEC (def=0x0) // secure access mode for SPI3
    • [1]LPUART1SEC (def=0x0) // secure access mode for LPUART1
    • [2]I2C3SEC (def=0x0) // secure access mode for I2C3
    • [3]LPTIM1SEC (def=0x0) // secure access mode for LPTIM1
    • [4]LPTIM3SEC (def=0x0) // secure access mode for LPTIM3
    • [5]LPTIM4SEC (def=0x0) // secure access mode for LPTIM4
    • [6]OPAMPSEC (def=0x0) // secure access mode for OPAMP
    • [7]COMPSEC (def=0x0) // secure access mode for COMP
    • [8]ADC2SEC (def=0x0) // secure access mode for ADC2
    • [9]VREFBUFSEC (def=0x0) // secure access mode for VREFBUF
    • [11]DAC1SEC (def=0x0) // secure access mode for DAC1
    • [12]ADF1SEC (def=0x0) // secure access mode for ADF1
  • 0x56023020TZSC_PRIVCFGR1// TZSC privilege configuration register 1

    • [0]SPI3PRIV (def=0x0) // privileged access mode for SPI3
    • [1]LPUART1PRIV (def=0x0) // privileged access mode for LPUART1
    • [2]I2C3PRIV (def=0x0) // privileged access mode for I2C3
    • [3]LPTIM1PRIV (def=0x0) // privileged access mode for LPTIM1
    • [4]LPTIM3PRIV (def=0x0) // privileged access mode for LPTIM3
    • [5]LPTIM4PRIV (def=0x0) // privileged access mode for LPTIM4
    • [6]OPAMPPRIV (def=0x0) // privileged access mode for OPAMP
    • [7]COMPPRIV (def=0x0) // privileged access mode for COMP
    • [8]ADC2PRIV (def=0x0) // privileged access mode for ADC2
    • [9]VREFBUFPRIV (def=0x0) // privileged access mode for VREFBUF
    • [11]DAC1PRIV (def=0x0) // privileged access mode for DAC1
    • [12]ADF1PRIV (def=0x0) // privileged access mode for ADF1
• 0x420C0400HASH// Hash processor

  • 0x420C0400CR// control register

    • [2]INIT (def=0x0) // Initialize message digest calculation
    • [3]DMAE (def=0x0) // DMA enable
    • [4:5]DATATYPE (def=0x0) // Data type selection
    • [6]MODE (def=0x0) // Mode selection
    • [17:18]ALGO (def=0x0) // Algorithm selection
    • [8:11]NBW (def=0x0) // Number of words already pushed
    • [12]DINNE (def=0x0) // DIN not empty
    • [13]MDMAT (def=0x0) // Multiple DMA Transfers
    • [16]LKEY (def=0x0) // Long key selection
  • 0x420C0404DIN// data input register

    • [0:31]DATAIN (def=0x0) // Data input
  • 0x420C0408STR// start register

    • [8]DCAL (def=0x0) // Digest calculation
    • [0:4]NBLW (def=0x0) // Number of valid bits in the last word of the message
  • 0x420C040CHRA0// HASH aliased digest register 0

    • [0:31]H0 (def=0x0) // H0
  • 0x420C0410HRA1// HASH aliased digest register 1

    • [0:31]H1 (def=0x0) // H1
  • 0x420C0414HRA2// HASH aliased digest register 2

    • [0:31]H2 (def=0x0) // H2
  • 0x420C0418HRA3// HASH aliased digest register 3

    • [0:31]H3 (def=0x0) // H3
  • 0x420C041CHRA4// HASH aliased digest register 4

    • [0:31]H4 (def=0x0) // H4
  • 0x420C0710HR0// digest register 0

    • [0:31]H0 (def=0x0) // H0
  • 0x420C0714HR1// digest register 1

    • [0:31]H1 (def=0x0) // H1
  • 0x420C0718HR2// digest register 4

    • [0:31]H2 (def=0x0) // H2
  • 0x420C071CHR3// digest register 3

    • [0:31]H3 (def=0x0) // H3
  • 0x420C0720HR4// digest register 4

    • [0:31]H4 (def=0x0) // H4
  • 0x420C0724HR5// supplementary digest register 5

    • [0:31]H5 (def=0x0) // H5
  • 0x420C0728HR6// supplementary digest register 6

    • [0:31]H6 (def=0x0) // H6
  • 0x420C072CHR7// supplementary digest register 7

    • [0:31]H7 (def=0x0) // H7
  • 0x420C0420IMR// interrupt enable register

    • [1]DCIE (def=0x0) // Digest calculation completion interrupt enable
    • [0]DINIE (def=0x0) // Data input interrupt enable
  • 0x420C0424SR// status register

    • [3]BUSY (def=0x0) // Busy bit
    • [2]DMAS (def=0x0) // DMA Status
    • [1]DCIS (def=0x0) // Digest calculation completion interrupt status
    • [0]DINIS (def=0x1) // Data input interrupt status
    • [16:20]NBWE (def=0x0) // Number of words expected
    • [15]DINNE (def=0x0) // DIN not empty
    • [9:13]NBWP (def=0x0) // Number of words already pushed
  • 0x420C04F8CSR0// context swap registers

    • [0:31]CS0 (def=0x0) // CS0
  • 0x420C04FCCSR1// context swap registers

    • [0:31]CS1 (def=0x0) // CS1
  • 0x420C0500CSR2// context swap registers

    • [0:31]CS2 (def=0x0) // CS2
  • 0x420C0504CSR3// context swap registers

    • [0:31]CS3 (def=0x0) // CS3
  • 0x420C0508CSR4// context swap registers

    • [0:31]CS4 (def=0x0) // CS4
  • 0x420C050CCSR5// context swap registers

    • [0:31]CS5 (def=0x0) // CS5
  • 0x420C0510CSR6// context swap registers

    • [0:31]CS6 (def=0x0) // CS6
  • 0x420C0514CSR7// context swap registers

    • [0:31]CS7 (def=0x0) // CS7
  • 0x420C0518CSR8// context swap registers

    • [0:31]CS8 (def=0x0) // CS8
  • 0x420C051CCSR9// context swap registers

    • [0:31]CS9 (def=0x0) // CS9
  • 0x420C0520CSR10// context swap registers

    • [0:31]CS10 (def=0x0) // CS10
  • 0x420C0524CSR11// context swap registers

    • [0:31]CS11 (def=0x0) // CS11
  • 0x420C0528CSR12// context swap registers

    • [0:31]CS12 (def=0x0) // CS12
  • 0x420C052CCSR13// context swap registers

    • [0:31]CS13 (def=0x0) // CS13
  • 0x420C0530CSR14// context swap registers

    • [0:31]CS14 (def=0x0) // CS14
  • 0x420C0534CSR15// context swap registers

    • [0:31]CS15 (def=0x0) // CS15
  • 0x420C0538CSR16// context swap registers

    • [0:31]CS16 (def=0x0) // CS16
  • 0x420C053CCSR17// context swap registers

    • [0:31]CS17 (def=0x0) // CS17
  • 0x420C0540CSR18// context swap registers

    • [0:31]CS18 (def=0x0) // CS18
  • 0x420C0544CSR19// context swap registers

    • [0:31]CS19 (def=0x0) // CS19
  • 0x420C0548CSR20// context swap registers

    • [0:31]CS20 (def=0x0) // CS20
  • 0x420C054CCSR21// context swap registers

    • [0:31]CS21 (def=0x0) // CS21
  • 0x420C0550CSR22// context swap registers

    • [0:31]CS22 (def=0x0) // CS22
  • 0x420C0554CSR23// context swap registers

    • [0:31]CS23 (def=0x0) // CS23
  • 0x420C0558CSR24// context swap registers

    • [0:31]CS24 (def=0x0) // CS24
  • 0x420C055CCSR25// context swap registers

    • [0:31]CS25 (def=0x0) // CS25
  • 0x420C0560CSR26// context swap registers

    • [0:31]CS26 (def=0x0) // CS26
  • 0x420C0564CSR27// context swap registers

    • [0:31]CS27 (def=0x0) // CS27
  • 0x420C0568CSR28// context swap registers

    • [0:31]CS28 (def=0x0) // CS28
  • 0x420C056CCSR29// context swap registers

    • [0:31]CS29 (def=0x0) // CS29
  • 0x420C0570CSR30// context swap registers

    • [0:31]CS30 (def=0x0) // CS30
  • 0x420C0574CSR31// context swap registers

    • [0:31]CS31 (def=0x0) // CS31
  • 0x420C0578CSR32// context swap registers

    • [0:31]CS32 (def=0x0) // CS32
  • 0x420C057CCSR33// context swap registers

    • [0:31]CS33 (def=0x0) // CS33
  • 0x420C0580CSR34// context swap registers

    • [0:31]CS34 (def=0x0) // CS34
  • 0x420C0584CSR35// context swap registers

    • [0:31]CS35 (def=0x0) // CS35
  • 0x420C0588CSR36// context swap registers

    • [0:31]CS36 (def=0x0) // CS36
  • 0x420C058CCSR37// context swap registers

    • [0:31]CS37 (def=0x0) // CS37
  • 0x420C0590CSR38// context swap registers

    • [0:31]CS38 (def=0x0) // CS38
  • 0x420C0594CSR39// context swap registers

    • [0:31]CS39 (def=0x0) // CS39
  • 0x420C0598CSR40// context swap registers

    • [0:31]CS40 (def=0x0) // CS40
  • 0x420C059CCSR41// context swap registers

    • [0:31]CS41 (def=0x0) // CS41
  • 0x420C05A0CSR42// context swap registers

    • [0:31]CS42 (def=0x0) // CS42
  • 0x420C05A4CSR43// context swap registers

    • [0:31]CS43 (def=0x0) // CS43
  • 0x420C05A8CSR44// context swap registers

    • [0:31]CS44 (def=0x0) // CS44
  • 0x420C05ACCSR45// context swap registers

    • [0:31]CS45 (def=0x0) // CS45
  • 0x420C05B0CSR46// context swap registers

    • [0:31]CS46 (def=0x0) // CS46
  • 0x420C05B4CSR47// context swap registers

    • [0:31]CS47 (def=0x0) // CS47
  • 0x420C05B8CSR48// context swap registers

    • [0:31]CS48 (def=0x0) // CS48
  • 0x420C05BCCSR49// context swap registers

    • [0:31]CS49 (def=0x0) // CS49
  • 0x420C05C0CSR50// context swap registers

    • [0:31]CS50 (def=0x0) // CS50
  • 0x420C05C4CSR51// context swap registers

    • [0:31]CS51 (def=0x0) // CS51
  • 0x420C05C8CSR52// context swap registers

    • [0:31]CS52 (def=0x0) // CS52
  • 0x420C05CCCSR53// context swap registers

    • [0:31]CS53 (def=0x0) // CS53
  interrupts:
  • [96] HASH // HASH interrupt
• 0x520C0400SEC_HASH//

  • 0x520C0400CR// control register

    • [2]INIT (def=0x0) // Initialize message digest calculation
    • [3]DMAE (def=0x0) // DMA enable
    • [4:5]DATATYPE (def=0x0) // Data type selection
    • [6]MODE (def=0x0) // Mode selection
    • [17:18]ALGO (def=0x0) // Algorithm selection
    • [8:11]NBW (def=0x0) // Number of words already pushed
    • [12]DINNE (def=0x0) // DIN not empty
    • [13]MDMAT (def=0x0) // Multiple DMA Transfers
    • [16]LKEY (def=0x0) // Long key selection
  • 0x520C0404DIN// data input register

    • [0:31]DATAIN (def=0x0) // Data input
  • 0x520C0408STR// start register

    • [8]DCAL (def=0x0) // Digest calculation
    • [0:4]NBLW (def=0x0) // Number of valid bits in the last word of the message
  • 0x520C040CHRA0// HASH aliased digest register 0

    • [0:31]H0 (def=0x0) // H0
  • 0x520C0410HRA1// HASH aliased digest register 1

    • [0:31]H1 (def=0x0) // H1
  • 0x520C0414HRA2// HASH aliased digest register 2

    • [0:31]H2 (def=0x0) // H2
  • 0x520C0418HRA3// HASH aliased digest register 3

    • [0:31]H3 (def=0x0) // H3
  • 0x520C041CHRA4// HASH aliased digest register 4

    • [0:31]H4 (def=0x0) // H4
  • 0x520C0710HR0// digest register 0

    • [0:31]H0 (def=0x0) // H0
  • 0x520C0714HR1// digest register 1

    • [0:31]H1 (def=0x0) // H1
  • 0x520C0718HR2// digest register 4

    • [0:31]H2 (def=0x0) // H2
  • 0x520C071CHR3// digest register 3

    • [0:31]H3 (def=0x0) // H3
  • 0x520C0720HR4// digest register 4

    • [0:31]H4 (def=0x0) // H4
  • 0x520C0724HR5// supplementary digest register 5

    • [0:31]H5 (def=0x0) // H5
  • 0x520C0728HR6// supplementary digest register 6

    • [0:31]H6 (def=0x0) // H6
  • 0x520C072CHR7// supplementary digest register 7

    • [0:31]H7 (def=0x0) // H7
  • 0x520C0420IMR// interrupt enable register

    • [1]DCIE (def=0x0) // Digest calculation completion interrupt enable
    • [0]DINIE (def=0x0) // Data input interrupt enable
  • 0x520C0424SR// status register

    • [3]BUSY (def=0x0) // Busy bit
    • [2]DMAS (def=0x0) // DMA Status
    • [1]DCIS (def=0x0) // Digest calculation completion interrupt status
    • [0]DINIS (def=0x1) // Data input interrupt status
    • [16:20]NBWE (def=0x0) // Number of words expected
    • [15]DINNE (def=0x0) // DIN not empty
    • [9:13]NBWP (def=0x0) // Number of words already pushed
  • 0x520C04F8CSR0// context swap registers

    • [0:31]CS0 (def=0x0) // CS0
  • 0x520C04FCCSR1// context swap registers

    • [0:31]CS1 (def=0x0) // CS1
  • 0x520C0500CSR2// context swap registers

    • [0:31]CS2 (def=0x0) // CS2
  • 0x520C0504CSR3// context swap registers

    • [0:31]CS3 (def=0x0) // CS3
  • 0x520C0508CSR4// context swap registers

    • [0:31]CS4 (def=0x0) // CS4
  • 0x520C050CCSR5// context swap registers

    • [0:31]CS5 (def=0x0) // CS5
  • 0x520C0510CSR6// context swap registers

    • [0:31]CS6 (def=0x0) // CS6
  • 0x520C0514CSR7// context swap registers

    • [0:31]CS7 (def=0x0) // CS7
  • 0x520C0518CSR8// context swap registers

    • [0:31]CS8 (def=0x0) // CS8
  • 0x520C051CCSR9// context swap registers

    • [0:31]CS9 (def=0x0) // CS9
  • 0x520C0520CSR10// context swap registers

    • [0:31]CS10 (def=0x0) // CS10
  • 0x520C0524CSR11// context swap registers

    • [0:31]CS11 (def=0x0) // CS11
  • 0x520C0528CSR12// context swap registers

    • [0:31]CS12 (def=0x0) // CS12
  • 0x520C052CCSR13// context swap registers

    • [0:31]CS13 (def=0x0) // CS13
  • 0x520C0530CSR14// context swap registers

    • [0:31]CS14 (def=0x0) // CS14
  • 0x520C0534CSR15// context swap registers

    • [0:31]CS15 (def=0x0) // CS15
  • 0x520C0538CSR16// context swap registers

    • [0:31]CS16 (def=0x0) // CS16
  • 0x520C053CCSR17// context swap registers

    • [0:31]CS17 (def=0x0) // CS17
  • 0x520C0540CSR18// context swap registers

    • [0:31]CS18 (def=0x0) // CS18
  • 0x520C0544CSR19// context swap registers

    • [0:31]CS19 (def=0x0) // CS19
  • 0x520C0548CSR20// context swap registers

    • [0:31]CS20 (def=0x0) // CS20
  • 0x520C054CCSR21// context swap registers

    • [0:31]CS21 (def=0x0) // CS21
  • 0x520C0550CSR22// context swap registers

    • [0:31]CS22 (def=0x0) // CS22
  • 0x520C0554CSR23// context swap registers

    • [0:31]CS23 (def=0x0) // CS23
  • 0x520C0558CSR24// context swap registers

    • [0:31]CS24 (def=0x0) // CS24
  • 0x520C055CCSR25// context swap registers

    • [0:31]CS25 (def=0x0) // CS25
  • 0x520C0560CSR26// context swap registers

    • [0:31]CS26 (def=0x0) // CS26
  • 0x520C0564CSR27// context swap registers

    • [0:31]CS27 (def=0x0) // CS27
  • 0x520C0568CSR28// context swap registers

    • [0:31]CS28 (def=0x0) // CS28
  • 0x520C056CCSR29// context swap registers

    • [0:31]CS29 (def=0x0) // CS29
  • 0x520C0570CSR30// context swap registers

    • [0:31]CS30 (def=0x0) // CS30
  • 0x520C0574CSR31// context swap registers

    • [0:31]CS31 (def=0x0) // CS31
  • 0x520C0578CSR32// context swap registers

    • [0:31]CS32 (def=0x0) // CS32
  • 0x520C057CCSR33// context swap registers

    • [0:31]CS33 (def=0x0) // CS33
  • 0x520C0580CSR34// context swap registers

    • [0:31]CS34 (def=0x0) // CS34
  • 0x520C0584CSR35// context swap registers

    • [0:31]CS35 (def=0x0) // CS35
  • 0x520C0588CSR36// context swap registers

    • [0:31]CS36 (def=0x0) // CS36
  • 0x520C058CCSR37// context swap registers

    • [0:31]CS37 (def=0x0) // CS37
  • 0x520C0590CSR38// context swap registers

    • [0:31]CS38 (def=0x0) // CS38
  • 0x520C0594CSR39// context swap registers

    • [0:31]CS39 (def=0x0) // CS39
  • 0x520C0598CSR40// context swap registers

    • [0:31]CS40 (def=0x0) // CS40
  • 0x520C059CCSR41// context swap registers

    • [0:31]CS41 (def=0x0) // CS41
  • 0x520C05A0CSR42// context swap registers

    • [0:31]CS42 (def=0x0) // CS42
  • 0x520C05A4CSR43// context swap registers

    • [0:31]CS43 (def=0x0) // CS43
  • 0x520C05A8CSR44// context swap registers

    • [0:31]CS44 (def=0x0) // CS44
  • 0x520C05ACCSR45// context swap registers

    • [0:31]CS45 (def=0x0) // CS45
  • 0x520C05B0CSR46// context swap registers

    • [0:31]CS46 (def=0x0) // CS46
  • 0x520C05B4CSR47// context swap registers

    • [0:31]CS47 (def=0x0) // CS47
  • 0x520C05B8CSR48// context swap registers

    • [0:31]CS48 (def=0x0) // CS48
  • 0x520C05BCCSR49// context swap registers

    • [0:31]CS49 (def=0x0) // CS49
  • 0x520C05C0CSR50// context swap registers

    • [0:31]CS50 (def=0x0) // CS50
  • 0x520C05C4CSR51// context swap registers

    • [0:31]CS51 (def=0x0) // CS51
  • 0x520C05C8CSR52// context swap registers

    • [0:31]CS52 (def=0x0) // CS52
  • 0x520C05CCCSR53// context swap registers

    • [0:31]CS53 (def=0x0) // CS53
• 0x420D3400HSPI1// HSPI1

  • 0x420D3400HSPI_CR// HSPI control register

    • [0]EN (def=0x0) // Enable This bit enables the HSPI. Note: The DMA request can be aborted without having received the
    • [1]ABORT (def=0x0) // Abort request This bit aborts the on-going command sequence. It is automatically reset once the abo
    • [2]DMAEN (def=0x0) // DMA enable In Indirect mode, the DMA can be used to input or output data via HSPI_DR. DMA transfers
    • [3]TCEN (def=0x0) // Timeout counter enable This bit is valid only when the Memory-mapped mode (FMODE[1:0] = 11) i
    • [6]DMM (def=0x0) // Dual-memory mode This bit activates the Dual-memory mode, where two external devices are used simul
    • [7]FSEL (def=0x0) // Memory select This bit is the mirror of bit 30. Refer to the description of MSEL[1:0] above. This b
    • [8:13]FTHRES (def=0x0) // FIFO threshold level This field defines, in Indirect mode, the threshold number of bytes in the FIF
    • [16]TEIE (def=0x0) // Transfer error interrupt enable This bit enables the transfer error interrupt.
    • [17]TCIE (def=0x0) // Transfer complete interrupt enable This bit enables the transfer complete interrupt.
    • [18]FTIE (def=0x0) // FIFO threshold interrupt enable This bit enables the FIFO threshold interrupt.
    • [19]SMIE (def=0x0) // Status match interrupt enable This bit enables the status match interrupt.
    • [20]TOIE (def=0x0) // Timeout interrupt enable This bit enables the timeout interrupt.
    • [22]APMS (def=0x0) // Automatic-polling mode stop This bit determines if the automatic polling is stopped after a match.
    • [23]PMM (def=0x0) // Polling match mode This bit indicates which method must be used to determine a match during the Aut
    • [28:29]FMODE (def=0x0) // Functional mode This field defines the HSPI functional mode of operation. If DMAEN = 1 alread
    • [30:31]MSEL (def=0x0) // Flash select These bits select the memory to be addressed in Single, Dual, Quad or Octal mode in si
  • 0x420D3408HSPI_DCR1// HSPI device configuration register 1

    • [0]CKMODE (def=0x0) // Mode 0/Mode 3 This bit indicates the level taken by the CLK between commands (when nCS = 1).
    • [1]FRCK (def=0x0) // Free running clock This bit configures the free running clock.
    • [3]DLYBYP (def=0x0) // Delay block bypass
    • [8:13]CSHT (def=0x0) // Chip-select high time CSHT + 1 defines the minimum number of CLK cycles where the chip-select
    • [16:20]DEVSIZE (def=0x0) // Device size This field defines the size of the external device using the following formula: Number
    • [24:26]MTYP (def=0x0) // Memory type This bit indicates the type of memory to be supported. Note: In this mode, DQS signal p
  • 0x420D340CHSPI_DCR2// HSPI device configuration register 2

    • [0:7]PRESCALER (def=0x0) // Clock prescaler This field defines the scaler factor for generating the CLK based on the kernel clo
    • [16:18]WRAPSIZE (def=0x0) // Wrap size This field indicates the wrap size to which the memory is configured. For memories which
  • 0x420D3410HSPI_DCR3// HSPI device configuration register 3

    • [0:7]MAXTRAN (def=0x0) // Maximum transfer This field enables the communication regulation feature. The nCS is released every
    • [16:20]CSBOUND (def=0x0) // CS boundary This field enables the transaction boundary feature. When active, a minimum value of 3
  • 0x420D3414HSPI_DCR4// HSPI device configuration register 4

    • [0:31]REFRESH (def=0x0) // Refresh rate This field enables the refresh rate feature. The nCS is released every REFRESH+1 clock
  • 0x420D3420HSPI_SR//

    • [0]TEF (def=0x0) // Transfer error flag This bit is set in Indirect mode when an invalid address is being accessed in I
    • [1]TCF (def=0x0) // Transfer complete flag This bit is set in Indirect mode when the programmed number of data has been
    • [2]FTF (def=0x0) // FIFO threshold flag In Indirect mode, this bit is set when the FIFO threshold has been reached, or
    • [3]SMF (def=0x0) // Status match flag This bit is set in Automatic-polling mode when the unmasked received data matches
    • [4]TOF (def=0x0) // Timeout flag This bit is set when timeout occurs. It is cleared by writing 1 to CTOF.
    • [5]BUSY (def=0x0) // Busy This bit is set when an operation is ongoing. It is cleared automatically when the operation w
    • [8:14]FLEVEL (def=0x0) // FIFO level This field gives the number of valid bytes that are being held in the FIFO. FLEVEL =�
  • 0x420D3424HSPI_FCR//

    • [0]CTEF (def=0x0) // Clear transfer error flag Writing 1 clears the TEF flag in the HSPI_SR register.
    • [1]CTCF (def=0x0) // Clear transfer complete flag Writing 1 clears the TCF flag in the HSPI_SR register.
    • [3]CSMF (def=0x0) // Clear status match flag Writing 1 clears the SMF flag in the HSPI_SR register.
    • [4]CTOF (def=0x0) // Clear timeout flag Writing 1 clears the TOF flag in the HSPI_SR register.
  • 0x420D3440HSPI_DLR// HSPI data length register

    • [0:31]DL (def=0x0) // [31: 0]: Data length Number of data to be retrieved (value+1) in Indirect and Status-polling modes.
  • 0x420D3448HSPI_AR//

    • [0:31]ADDRESS (def=0x0) // Address Address to be sent to the external device. In HyperBus mode, this field must be even as thi
  • 0x420D3450HSPI_DR//

    • [0:31]DATA (def=0x0) // [31: 0]: Data Data to be sent/received to/from the external SPI device In Indirect-write mode, data
  • 0x420D3480HSPI_PSMKR// HSPI polling status mask register

    • [0:31]MASK (def=0x0) // Status mask Mask to be applied to the status bytes received in Polling mode For bit n:
  • 0x420D3488HSPI_PSMAR// HSPI polling status match register

    • [0:31]MATCH (def=0x0) // [31: 0]: Status match Value to be compared with the masked status register to get a match
  • 0x420D3490HSPI_PIR// HSPI polling interval register

    • [0:15]INTERVAL (def=0x0) // [15: 0]: Polling interval Number of CLK cycle between a read during the automatic-polling phases
  • 0x420D3500HSPI_CCR// HSPI communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode This field defines the instruction phase mode of operation. 101-111: Reserved
    • [3]IDTR (def=0x0) // Instruction double transfer rate This bit sets the DTR mode for the instruction phase.
    • [4:5]ISIZE (def=0x0) // Instruction size This bit defines instruction size.
    • [8:10]ADMODE (def=0x0) // Address mode This field defines the address phase mode of operation. 101-111: Reserved
    • [11]ADDTR (def=0x0) // Address double transfer rate This bit sets the DTR mode for the address phase.
    • [12:13]ADSIZE (def=0x0) // Address size This field defines address size.
    • [16:18]ABMODE (def=0x0) // Alternate-byte mode This field defines the alternate byte phase mode of operation. 100-111: Reserve
    • [19]ABDTR (def=0x0) // Alternate bytes double transfer rate This bit sets the DTR mode for the alternate bytes phase. This
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size This bit defines alternate bytes size.
    • [24:26]DMODE (def=0x0) // Data mode This field defines the data phase mode of operation. 110-111: Reserved
    • [27]DDTR (def=0x0) // Data double transfer rate This bit sets the DTR mode for the data phase.
    • [29]DQSE (def=0x0) // DQS enable This bit enables the data strobe management.
    • [31]SIOO (def=0x0) // Send instruction only once mode This bit has no effect when IMODE = 00 (see ).
  • 0x420D3508HSPI_TCR// HSPI timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles This field defines the duration of the dummy phase. In both SDR and DTR mode
    • [28]DHQC (def=0x0) // Delay hold quarter cycle
    • [30]SSHIFT (def=0x0) // Sample shift By default, the HSPI samples data 1/2 of a CLK cycle after the data is driven by the e
  • 0x420D3510HSPI_IR// HSPI instruction register

    • [0:31]INSTRUCTION (def=0x0) // Instruction Instruction to be sent to the external SPI device
  • 0x420D3520HSPI_ABR// HSPI alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // [31: 0]: Alternate bytes Optional data to be send to the external SPI device right after the addres
  • 0x420D3530HSPI_LPTR// HSPI low-power timeout register

    • [0:15]TIMEOUT (def=0x0) // [15: 0]: Timeout period After each access in Memory-mapped mode, the HSPI prefetches the subsequent
  • 0x420D3540HSPI_WPCCR// HSPI wrap communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode This field defines the instruction phase mode of operation. 101-111: Reserved
    • [3]IDTR (def=0x0) // Instruction double transfer rate This bit sets the DTR mode for the instruction phase.
    • [4:5]ISIZE (def=0x0) // Instruction size This field defines instruction size.
    • [8:10]ADMODE (def=0x0) // Address mode This field defines the address phase mode of operation. 101-111: Reserved
    • [11]ADDTR (def=0x0) // Address double transfer rate This bit sets the DTR mode for the address phase.
    • [12:13]ADSIZE (def=0x0) // Address size This field defines address size.
    • [16:18]ABMODE (def=0x0) // Alternate-byte mode This field defines the alternate byte phase mode of operation.
    • [19]ABDTR (def=0x0) // Alternate bytes double transfer rate This bit sets the DTR mode for the alternate bytes phase.
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size This bit defines alternate bytes size.
    • [24:26]DMODE (def=0x0) // Data mode This field defines the data phase mode of operation. 101; Data on 16 lines 110-111: Reser
    • [27]DDTR (def=0x0) // Data double transfer rate This bit sets the DTR mode for the data phase.
    • [29]DQSE (def=0x0) // DQS enable This bit enables the data strobe management.
  • 0x420D3548HSPI_WPTCR// HSPI wrap timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles This field defines the duration of the dummy phase. In both SDR and DTR mode
    • [28]DHQC (def=0x0) // Delay hold quarter cycle Add a quarter cycle delay on the outputs in DTR communication to match hol
    • [30]SSHIFT (def=0x0) // Sample shift By default, the HSPI samples data 1/2 of a CLK cycle after the data is driven by the e
  • 0x420D3550HSPI_WPIR// HSPI wrap instruction register

    • [0:31]INSTRUCTION (def=0x0) // [31: 0]: Instruction Instruction to be sent to the external SPI device
  • 0x420D3560HSPI_WPABR// HSPI wrap alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // [31: 0]: Alternate bytes Optional data to be sent to the external SPI device right after the addres
  • 0x420D3580HSPI_WCCR// HSPI write communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode This field defines the instruction phase mode of operation. 101-111: Reserved
    • [3]IDTR (def=0x0) // Instruction double transfer rate This bit sets the DTR mode for the instruction phase.
    • [4:5]ISIZE (def=0x0) // Instruction size This bit defines instruction size:
    • [8:10]ADMODE (def=0x0) // Address mode This field defines the address phase mode of operation. 101-111: Reserved
    • [11]ADDTR (def=0x0) // Address double transfer rate This bit sets the DTR mode for the address phase.
    • [12:13]ADSIZE (def=0x0) // Address size This field defines address size.
    • [16:18]ABMODE (def=0x0) // Alternate-byte mode This field defines the alternate-byte phase mode of operation. 101-111: Reserve
    • [19]ABDTR (def=0x0) // Alternate bytes double-transfer rate This bit sets the DTR mode for the alternate-bytes phase.
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size This field defines alternate bytes size:
    • [24:26]DMODE (def=0x0) // Data mode This field defines the data phase mode of operation.
    • [27]DDTR (def=0x0) // data double transfer rate This bit sets the DTR mode for the data phase.
    • [29]DQSE (def=0x0) // DQS enable This bit enables the data strobe management.
  • 0x420D3588HSPI_WTCR// HSPI write timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles This field defines the duration of the dummy phase. In both SDR and DTR mode
  • 0x420D3590HSPI_WIR// HSPI write instruction register

    • [0:31]INSTRUCTION (def=0x0) // Instruction Instruction to be sent to the external SPI device
  • 0x420D35A0HSPI_WABR// HSPI write alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // [31: 0]: Alternate bytes Optional data to be sent to the external SPI device right after the addres
  • 0x420D3600HSPI_HLCR// HSPI HyperBus latency configuration register

    • [0]LM (def=0x0) // Latency mode This bit selects the Latency mode.
    • [1]WZL (def=0x0) // Write zero latency This bit enables zero latency on write operations.
    • [8:15]TACC (def=0x0) // [7: 0]: Access time Device access time expressed in number of communication clock cycles
    • [16:23]TRWR (def=0x0) // Read write recovery time Device read write recovery time expressed in number of communication clock
  • 0x420D3610HSPI_CALFCR// HSPI full-cycle calibration configuration

    • [0:6]FINE (def=0x0) // [6: 0]: Fine calibration The unitary value of delay for this field depends on product technology (r
    • [16:20]COARSE (def=0x0) // [4: 0]: Coarse calibration The unitary value of delay for this field depends on product technology
    • [31]CALMAX (def=0x0) // Max value This bit gets set when the memory-clock period is outside the range of DLLM, in which cas
  • 0x420D3618HSPI_CALMR// HSPI DLL master calibration configuration

    • [0:6]FINE (def=0x0) // [6: 0]: Fine calibration The unitary value of delay for this field depends on product technology (r
    • [16:20]COARSE (def=0x0) // [4: 0]: Coarse calibration The unitary value of delay for this field depends on product technology
  • 0x420D3620HSPI_CALSOR// HSPI DLL slave output calibration configuration

    • [0:6]FINE (def=0x0) // [6: 0]: Fine calibration The unitary value of delay for this field depends on product technology (r
    • [16:20]COARSE (def=0x0) // [4: 0]: Coarse calibration The unitary value of delay for this field depends on product technology
  • 0x420D3628HSPI_CALSIR// HSPI DLL slave input calibration configuration

    • [0:6]FINE (def=0x0) // [6: 0]: Fine calibration The unitary value of delay for this field depends on product technology (r
    • [16:20]COARSE (def=0x0) // [4: 0]: Coarse calibration The unitary value of delay for this field depends on product technology
  interrupts:
  • [131] HSPI1 // Hexadeca-SPI1 global interrupt
• 0x520D3400SEC_HSPI1//

  • 0x520D3400HSPI_CR// HSPI control register

    • [0]EN (def=0x0) // Enable This bit enables the HSPI. Note: The DMA request can be aborted without having received the
    • [1]ABORT (def=0x0) // Abort request This bit aborts the on-going command sequence. It is automatically reset once the abo
    • [2]DMAEN (def=0x0) // DMA enable In Indirect mode, the DMA can be used to input or output data via HSPI_DR. DMA transfers
    • [3]TCEN (def=0x0) // Timeout counter enable This bit is valid only when the Memory-mapped mode (FMODE[1:0] = 11) i
    • [6]DMM (def=0x0) // Dual-memory mode This bit activates the Dual-memory mode, where two external devices are used simul
    • [7]FSEL (def=0x0) // Memory select This bit is the mirror of bit 30. Refer to the description of MSEL[1:0] above. This b
    • [8:13]FTHRES (def=0x0) // FIFO threshold level This field defines, in Indirect mode, the threshold number of bytes in the FIF
    • [16]TEIE (def=0x0) // Transfer error interrupt enable This bit enables the transfer error interrupt.
    • [17]TCIE (def=0x0) // Transfer complete interrupt enable This bit enables the transfer complete interrupt.
    • [18]FTIE (def=0x0) // FIFO threshold interrupt enable This bit enables the FIFO threshold interrupt.
    • [19]SMIE (def=0x0) // Status match interrupt enable This bit enables the status match interrupt.
    • [20]TOIE (def=0x0) // Timeout interrupt enable This bit enables the timeout interrupt.
    • [22]APMS (def=0x0) // Automatic-polling mode stop This bit determines if the automatic polling is stopped after a match.
    • [23]PMM (def=0x0) // Polling match mode This bit indicates which method must be used to determine a match during the Aut
    • [28:29]FMODE (def=0x0) // Functional mode This field defines the HSPI functional mode of operation. If DMAEN = 1 alread
    • [30:31]MSEL (def=0x0) // Flash select These bits select the memory to be addressed in Single, Dual, Quad or Octal mode in si
  • 0x520D3408HSPI_DCR1// HSPI device configuration register 1

    • [0]CKMODE (def=0x0) // Mode 0/Mode 3 This bit indicates the level taken by the CLK between commands (when nCS = 1).
    • [1]FRCK (def=0x0) // Free running clock This bit configures the free running clock.
    • [3]DLYBYP (def=0x0) // Delay block bypass
    • [8:13]CSHT (def=0x0) // Chip-select high time CSHT + 1 defines the minimum number of CLK cycles where the chip-select
    • [16:20]DEVSIZE (def=0x0) // Device size This field defines the size of the external device using the following formula: Number
    • [24:26]MTYP (def=0x0) // Memory type This bit indicates the type of memory to be supported. Note: In this mode, DQS signal p
  • 0x520D340CHSPI_DCR2// HSPI device configuration register 2

    • [0:7]PRESCALER (def=0x0) // Clock prescaler This field defines the scaler factor for generating the CLK based on the kernel clo
    • [16:18]WRAPSIZE (def=0x0) // Wrap size This field indicates the wrap size to which the memory is configured. For memories which
  • 0x520D3410HSPI_DCR3// HSPI device configuration register 3

    • [0:7]MAXTRAN (def=0x0) // Maximum transfer This field enables the communication regulation feature. The nCS is released every
    • [16:20]CSBOUND (def=0x0) // CS boundary This field enables the transaction boundary feature. When active, a minimum value of 3
  • 0x520D3414HSPI_DCR4// HSPI device configuration register 4

    • [0:31]REFRESH (def=0x0) // Refresh rate This field enables the refresh rate feature. The nCS is released every REFRESH+1 clock
  • 0x520D3420HSPI_SR//

    • [0]TEF (def=0x0) // Transfer error flag This bit is set in Indirect mode when an invalid address is being accessed in I
    • [1]TCF (def=0x0) // Transfer complete flag This bit is set in Indirect mode when the programmed number of data has been
    • [2]FTF (def=0x0) // FIFO threshold flag In Indirect mode, this bit is set when the FIFO threshold has been reached, or
    • [3]SMF (def=0x0) // Status match flag This bit is set in Automatic-polling mode when the unmasked received data matches
    • [4]TOF (def=0x0) // Timeout flag This bit is set when timeout occurs. It is cleared by writing 1 to CTOF.
    • [5]BUSY (def=0x0) // Busy This bit is set when an operation is ongoing. It is cleared automatically when the operation w
    • [8:14]FLEVEL (def=0x0) // FIFO level This field gives the number of valid bytes that are being held in the FIFO. FLEVEL =�
  • 0x520D3424HSPI_FCR//

    • [0]CTEF (def=0x0) // Clear transfer error flag Writing 1 clears the TEF flag in the HSPI_SR register.
    • [1]CTCF (def=0x0) // Clear transfer complete flag Writing 1 clears the TCF flag in the HSPI_SR register.
    • [3]CSMF (def=0x0) // Clear status match flag Writing 1 clears the SMF flag in the HSPI_SR register.
    • [4]CTOF (def=0x0) // Clear timeout flag Writing 1 clears the TOF flag in the HSPI_SR register.
  • 0x520D3440HSPI_DLR// HSPI data length register

    • [0:31]DL (def=0x0) // [31: 0]: Data length Number of data to be retrieved (value+1) in Indirect and Status-polling modes.
  • 0x520D3448HSPI_AR//

    • [0:31]ADDRESS (def=0x0) // Address Address to be sent to the external device. In HyperBus mode, this field must be even as thi
  • 0x520D3450HSPI_DR//

    • [0:31]DATA (def=0x0) // [31: 0]: Data Data to be sent/received to/from the external SPI device In Indirect-write mode, data
  • 0x520D3480HSPI_PSMKR// HSPI polling status mask register

    • [0:31]MASK (def=0x0) // Status mask Mask to be applied to the status bytes received in Polling mode For bit n:
  • 0x520D3488HSPI_PSMAR// HSPI polling status match register

    • [0:31]MATCH (def=0x0) // [31: 0]: Status match Value to be compared with the masked status register to get a match
  • 0x520D3490HSPI_PIR// HSPI polling interval register

    • [0:15]INTERVAL (def=0x0) // [15: 0]: Polling interval Number of CLK cycle between a read during the automatic-polling phases
  • 0x520D3500HSPI_CCR// HSPI communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode This field defines the instruction phase mode of operation. 101-111: Reserved
    • [3]IDTR (def=0x0) // Instruction double transfer rate This bit sets the DTR mode for the instruction phase.
    • [4:5]ISIZE (def=0x0) // Instruction size This bit defines instruction size.
    • [8:10]ADMODE (def=0x0) // Address mode This field defines the address phase mode of operation. 101-111: Reserved
    • [11]ADDTR (def=0x0) // Address double transfer rate This bit sets the DTR mode for the address phase.
    • [12:13]ADSIZE (def=0x0) // Address size This field defines address size.
    • [16:18]ABMODE (def=0x0) // Alternate-byte mode This field defines the alternate byte phase mode of operation. 100-111: Reserve
    • [19]ABDTR (def=0x0) // Alternate bytes double transfer rate This bit sets the DTR mode for the alternate bytes phase. This
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size This bit defines alternate bytes size.
    • [24:26]DMODE (def=0x0) // Data mode This field defines the data phase mode of operation. 110-111: Reserved
    • [27]DDTR (def=0x0) // Data double transfer rate This bit sets the DTR mode for the data phase.
    • [29]DQSE (def=0x0) // DQS enable This bit enables the data strobe management.
    • [31]SIOO (def=0x0) // Send instruction only once mode This bit has no effect when IMODE = 00 (see ).
  • 0x520D3508HSPI_TCR// HSPI timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles This field defines the duration of the dummy phase. In both SDR and DTR mode
    • [28]DHQC (def=0x0) // Delay hold quarter cycle
    • [30]SSHIFT (def=0x0) // Sample shift By default, the HSPI samples data 1/2 of a CLK cycle after the data is driven by the e
  • 0x520D3510HSPI_IR// HSPI instruction register

    • [0:31]INSTRUCTION (def=0x0) // Instruction Instruction to be sent to the external SPI device
  • 0x520D3520HSPI_ABR// HSPI alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // [31: 0]: Alternate bytes Optional data to be send to the external SPI device right after the addres
  • 0x520D3530HSPI_LPTR// HSPI low-power timeout register

    • [0:15]TIMEOUT (def=0x0) // [15: 0]: Timeout period After each access in Memory-mapped mode, the HSPI prefetches the subsequent
  • 0x520D3540HSPI_WPCCR// HSPI wrap communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode This field defines the instruction phase mode of operation. 101-111: Reserved
    • [3]IDTR (def=0x0) // Instruction double transfer rate This bit sets the DTR mode for the instruction phase.
    • [4:5]ISIZE (def=0x0) // Instruction size This field defines instruction size.
    • [8:10]ADMODE (def=0x0) // Address mode This field defines the address phase mode of operation. 101-111: Reserved
    • [11]ADDTR (def=0x0) // Address double transfer rate This bit sets the DTR mode for the address phase.
    • [12:13]ADSIZE (def=0x0) // Address size This field defines address size.
    • [16:18]ABMODE (def=0x0) // Alternate-byte mode This field defines the alternate byte phase mode of operation.
    • [19]ABDTR (def=0x0) // Alternate bytes double transfer rate This bit sets the DTR mode for the alternate bytes phase.
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size This bit defines alternate bytes size.
    • [24:26]DMODE (def=0x0) // Data mode This field defines the data phase mode of operation. 101; Data on 16 lines 110-111: Reser
    • [27]DDTR (def=0x0) // Data double transfer rate This bit sets the DTR mode for the data phase.
    • [29]DQSE (def=0x0) // DQS enable This bit enables the data strobe management.
  • 0x520D3548HSPI_WPTCR// HSPI wrap timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles This field defines the duration of the dummy phase. In both SDR and DTR mode
    • [28]DHQC (def=0x0) // Delay hold quarter cycle Add a quarter cycle delay on the outputs in DTR communication to match hol
    • [30]SSHIFT (def=0x0) // Sample shift By default, the HSPI samples data 1/2 of a CLK cycle after the data is driven by the e
  • 0x520D3550HSPI_WPIR// HSPI wrap instruction register

    • [0:31]INSTRUCTION (def=0x0) // [31: 0]: Instruction Instruction to be sent to the external SPI device
  • 0x520D3560HSPI_WPABR// HSPI wrap alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // [31: 0]: Alternate bytes Optional data to be sent to the external SPI device right after the addres
  • 0x520D3580HSPI_WCCR// HSPI write communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode This field defines the instruction phase mode of operation. 101-111: Reserved
    • [3]IDTR (def=0x0) // Instruction double transfer rate This bit sets the DTR mode for the instruction phase.
    • [4:5]ISIZE (def=0x0) // Instruction size This bit defines instruction size:
    • [8:10]ADMODE (def=0x0) // Address mode This field defines the address phase mode of operation. 101-111: Reserved
    • [11]ADDTR (def=0x0) // Address double transfer rate This bit sets the DTR mode for the address phase.
    • [12:13]ADSIZE (def=0x0) // Address size This field defines address size.
    • [16:18]ABMODE (def=0x0) // Alternate-byte mode This field defines the alternate-byte phase mode of operation. 101-111: Reserve
    • [19]ABDTR (def=0x0) // Alternate bytes double-transfer rate This bit sets the DTR mode for the alternate-bytes phase.
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size This field defines alternate bytes size:
    • [24:26]DMODE (def=0x0) // Data mode This field defines the data phase mode of operation.
    • [27]DDTR (def=0x0) // data double transfer rate This bit sets the DTR mode for the data phase.
    • [29]DQSE (def=0x0) // DQS enable This bit enables the data strobe management.
  • 0x520D3588HSPI_WTCR// HSPI write timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles This field defines the duration of the dummy phase. In both SDR and DTR mode
  • 0x520D3590HSPI_WIR// HSPI write instruction register

    • [0:31]INSTRUCTION (def=0x0) // Instruction Instruction to be sent to the external SPI device
  • 0x520D35A0HSPI_WABR// HSPI write alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // [31: 0]: Alternate bytes Optional data to be sent to the external SPI device right after the addres
  • 0x520D3600HSPI_HLCR// HSPI HyperBus latency configuration register

    • [0]LM (def=0x0) // Latency mode This bit selects the Latency mode.
    • [1]WZL (def=0x0) // Write zero latency This bit enables zero latency on write operations.
    • [8:15]TACC (def=0x0) // [7: 0]: Access time Device access time expressed in number of communication clock cycles
    • [16:23]TRWR (def=0x0) // Read write recovery time Device read write recovery time expressed in number of communication clock
  • 0x520D3610HSPI_CALFCR// HSPI full-cycle calibration configuration

    • [0:6]FINE (def=0x0) // [6: 0]: Fine calibration The unitary value of delay for this field depends on product technology (r
    • [16:20]COARSE (def=0x0) // [4: 0]: Coarse calibration The unitary value of delay for this field depends on product technology
    • [31]CALMAX (def=0x0) // Max value This bit gets set when the memory-clock period is outside the range of DLLM, in which cas
  • 0x520D3618HSPI_CALMR// HSPI DLL master calibration configuration

    • [0:6]FINE (def=0x0) // [6: 0]: Fine calibration The unitary value of delay for this field depends on product technology (r
    • [16:20]COARSE (def=0x0) // [4: 0]: Coarse calibration The unitary value of delay for this field depends on product technology
  • 0x520D3620HSPI_CALSOR// HSPI DLL slave output calibration configuration

    • [0:6]FINE (def=0x0) // [6: 0]: Fine calibration The unitary value of delay for this field depends on product technology (r
    • [16:20]COARSE (def=0x0) // [4: 0]: Coarse calibration The unitary value of delay for this field depends on product technology
  • 0x520D3628HSPI_CALSIR// HSPI DLL slave input calibration configuration

    • [0:6]FINE (def=0x0) // [6: 0]: Fine calibration The unitary value of delay for this field depends on product technology (r
    • [16:20]COARSE (def=0x0) // [4: 0]: Coarse calibration The unitary value of delay for this field depends on product technology
• 0x40005400I2C1// Inter-integrated circuit

  • 0x40005400CR1// Control register 1

    • [0]PE (def=0x0) // Peripheral enable
    • [1]TXIE (def=0x0) // TX Interrupt enable
    • [2]RXIE (def=0x0) // RX Interrupt enable
    • [3]ADDRIE (def=0x0) // Address match interrupt enable (slave only)
    • [4]NACKIE (def=0x0) // Not acknowledge received interrupt enable
    • [5]STOPIE (def=0x0) // STOP detection Interrupt enable
    • [6]TCIE (def=0x0) // Transfer Complete interrupt enable
    • [7]ERRIE (def=0x0) // Error interrupts enable
    • [8:11]DNF (def=0x0) // Digital noise filter
    • [12]ANFOFF (def=0x0) // Analog noise filter OFF
    • [14]TXDMAEN (def=0x0) // DMA transmission requests enable
    • [15]RXDMAEN (def=0x0) // DMA reception requests enable
    • [16]SBC (def=0x0) // Slave byte control
    • [17]NOSTRETCH (def=0x0) // Clock stretching disable
    • [18]WUPEN (def=0x0) // Wakeup from STOP enable
    • [19]GCEN (def=0x0) // General call enable
    • [20]SMBHEN (def=0x0) // SMBus Host address enable
    • [21]SMBDEN (def=0x0) // SMBus Device Default address enable
    • [22]ALERTEN (def=0x0) // SMBUS alert enable
    • [23]PECEN (def=0x0) // PEC enable
    • [24]FMP (def=0x0) // Fast-mode Plus 20 mA drive enable
    • [30]ADDRACLR (def=0x0) // Address match flag (ADDR) automatic clear
    • [31]STOPFACLR (def=0x0) // STOP detection flag (STOPF) automatic clear
  • 0x40005404CR2// Control register 2

    • [26]PECBYTE (def=0x0) // Packet error checking byte
    • [25]AUTOEND (def=0x0) // Automatic end mode (master mode)
    • [24]RELOAD (def=0x0) // NBYTES reload mode
    • [16:23]NBYTES (def=0x0) // Number of bytes
    • [15]NACK (def=0x0) // NACK generation (slave mode)
    • [14]STOP (def=0x0) // Stop generation (master mode)
    • [13]START (def=0x0) // Start generation
    • [12]HEAD10R (def=0x0) // 10-bit address header only read direction (master receiver mode)
    • [11]ADD10 (def=0x0) // 10-bit addressing mode (master mode)
    • [10]RD_WRN (def=0x0) // Transfer direction (master mode)
    • [0:9]SADD (def=0x0) // Slave address bit (master mode)
  • 0x40005408OAR1// Own address register 1

    • [0:9]OA1 (def=0x0) // Interface address
    • [10]OA1MODE (def=0x0) // Own Address 1 10-bit mode
    • [15]OA1EN (def=0x0) // Own Address 1 enable
  • 0x4000540COAR2// Own address register 2

    • [1:7]OA2 (def=0x0) // Interface address
    • [8:10]OA2MSK (def=0x0) // Own Address 2 masks
    • [15]OA2EN (def=0x0) // Own Address 2 enable
  • 0x40005410TIMINGR// Timing register

    • [0:7]SCLL (def=0x0) // SCL low period (master mode)
    • [8:15]SCLH (def=0x0) // SCL high period (master mode)
    • [16:19]SDADEL (def=0x0) // Data hold time
    • [20:23]SCLDEL (def=0x0) // Data setup time
    • [28:31]PRESC (def=0x0) // Timing prescaler
  • 0x40005414TIMEOUTR// Status register 1

    • [0:11]TIMEOUTA (def=0x0) // Bus timeout A
    • [12]TIDLE (def=0x0) // Idle clock timeout detection
    • [15]TIMOUTEN (def=0x0) // Clock timeout enable
    • [16:27]TIMEOUTB (def=0x0) // Bus timeout B
    • [31]TEXTEN (def=0x0) // Extended clock timeout enable
  • 0x40005418ISR// Interrupt and Status register

    • [17:23]ADDCODE (def=0x0) // Address match code (Slave mode)
    • [16]DIR (def=0x0) // Transfer direction (Slave mode)
    • [15]BUSY (def=0x0) // Bus busy
    • [13]ALERT (def=0x0) // SMBus alert
    • [12]TIMEOUT (def=0x0) // Timeout or t_low detection flag
    • [11]PECERR (def=0x0) // PEC Error in reception
    • [10]OVR (def=0x0) // Overrun/Underrun (slave mode)
    • [9]ARLO (def=0x0) // Arbitration lost
    • [8]BERR (def=0x0) // Bus error
    • [7]TCR (def=0x0) // Transfer Complete Reload
    • [6]TC (def=0x0) // Transfer Complete (master mode)
    • [5]STOPF (def=0x0) // Stop detection flag
    • [4]NACKF (def=0x0) // Not acknowledge received flag
    • [3]ADDR (def=0x0) // Address matched (slave mode)
    • [2]RXNE (def=0x0) // Receive data register not empty (receivers)
    • [1]TXIS (def=0x0) // Transmit interrupt status (transmitters)
    • [0]TXE (def=0x1) // Transmit data register empty (transmitters)
  • 0x4000541CICR// Interrupt clear register

    • [13]ALERTCF (def=0x0) // Alert flag clear
    • [12]TIMOUTCF (def=0x0) // Timeout detection flag clear
    • [11]PECCF (def=0x0) // PEC Error flag clear
    • [10]OVRCF (def=0x0) // Overrun/Underrun flag clear
    • [9]ARLOCF (def=0x0) // Arbitration lost flag clear
    • [8]BERRCF (def=0x0) // Bus error flag clear
    • [5]STOPCF (def=0x0) // Stop detection flag clear
    • [4]NACKCF (def=0x0) // Not Acknowledge flag clear
    • [3]ADDRCF (def=0x0) // Address Matched flag clear
  • 0x40005420PECR// PEC register

    • [0:7]PEC (def=0x0) // Packet error checking register
  • 0x40005424RXDR// Receive data register

    • [0:7]RXDATA (def=0x0) // 8-bit receive data
  • 0x40005428TXDR// Transmit data register

    • [0:7]TXDATA (def=0x0) // 8-bit transmit data
  • 0x4000542CI2C_AUTOCR// I2C Autonomous mode control register

    • [6]TCDMAEN (def=0x0) // DMA request enable on Transfer Complete event
    • [7]TCRDMAEN (def=0x0) // DMA request enable on Transfer Complete Reload event
    • [16:19]TRIGSEL (def=0x0) // Trigger selection
    • [20]TRIGPOL (def=0x0) // Trigger polarity
    • [21]TRIGEN (def=0x0) // Trigger enable
  interrupts:
  • [45] I2C1_EV // I2C1 event interrupt
  • [46] I2C1_ER // I2C1 error interrupt
• 0x50005400SEC_I2C1//

  • 0x50005400CR1// Control register 1

    • [0]PE (def=0x0) // Peripheral enable
    • [1]TXIE (def=0x0) // TX Interrupt enable
    • [2]RXIE (def=0x0) // RX Interrupt enable
    • [3]ADDRIE (def=0x0) // Address match interrupt enable (slave only)
    • [4]NACKIE (def=0x0) // Not acknowledge received interrupt enable
    • [5]STOPIE (def=0x0) // STOP detection Interrupt enable
    • [6]TCIE (def=0x0) // Transfer Complete interrupt enable
    • [7]ERRIE (def=0x0) // Error interrupts enable
    • [8:11]DNF (def=0x0) // Digital noise filter
    • [12]ANFOFF (def=0x0) // Analog noise filter OFF
    • [14]TXDMAEN (def=0x0) // DMA transmission requests enable
    • [15]RXDMAEN (def=0x0) // DMA reception requests enable
    • [16]SBC (def=0x0) // Slave byte control
    • [17]NOSTRETCH (def=0x0) // Clock stretching disable
    • [18]WUPEN (def=0x0) // Wakeup from STOP enable
    • [19]GCEN (def=0x0) // General call enable
    • [20]SMBHEN (def=0x0) // SMBus Host address enable
    • [21]SMBDEN (def=0x0) // SMBus Device Default address enable
    • [22]ALERTEN (def=0x0) // SMBUS alert enable
    • [23]PECEN (def=0x0) // PEC enable
    • [24]FMP (def=0x0) // Fast-mode Plus 20 mA drive enable
    • [30]ADDRACLR (def=0x0) // Address match flag (ADDR) automatic clear
    • [31]STOPFACLR (def=0x0) // STOP detection flag (STOPF) automatic clear
  • 0x50005404CR2// Control register 2

    • [26]PECBYTE (def=0x0) // Packet error checking byte
    • [25]AUTOEND (def=0x0) // Automatic end mode (master mode)
    • [24]RELOAD (def=0x0) // NBYTES reload mode
    • [16:23]NBYTES (def=0x0) // Number of bytes
    • [15]NACK (def=0x0) // NACK generation (slave mode)
    • [14]STOP (def=0x0) // Stop generation (master mode)
    • [13]START (def=0x0) // Start generation
    • [12]HEAD10R (def=0x0) // 10-bit address header only read direction (master receiver mode)
    • [11]ADD10 (def=0x0) // 10-bit addressing mode (master mode)
    • [10]RD_WRN (def=0x0) // Transfer direction (master mode)
    • [0:9]SADD (def=0x0) // Slave address bit (master mode)
  • 0x50005408OAR1// Own address register 1

    • [0:9]OA1 (def=0x0) // Interface address
    • [10]OA1MODE (def=0x0) // Own Address 1 10-bit mode
    • [15]OA1EN (def=0x0) // Own Address 1 enable
  • 0x5000540COAR2// Own address register 2

    • [1:7]OA2 (def=0x0) // Interface address
    • [8:10]OA2MSK (def=0x0) // Own Address 2 masks
    • [15]OA2EN (def=0x0) // Own Address 2 enable
  • 0x50005410TIMINGR// Timing register

    • [0:7]SCLL (def=0x0) // SCL low period (master mode)
    • [8:15]SCLH (def=0x0) // SCL high period (master mode)
    • [16:19]SDADEL (def=0x0) // Data hold time
    • [20:23]SCLDEL (def=0x0) // Data setup time
    • [28:31]PRESC (def=0x0) // Timing prescaler
  • 0x50005414TIMEOUTR// Status register 1

    • [0:11]TIMEOUTA (def=0x0) // Bus timeout A
    • [12]TIDLE (def=0x0) // Idle clock timeout detection
    • [15]TIMOUTEN (def=0x0) // Clock timeout enable
    • [16:27]TIMEOUTB (def=0x0) // Bus timeout B
    • [31]TEXTEN (def=0x0) // Extended clock timeout enable
  • 0x50005418ISR// Interrupt and Status register

    • [17:23]ADDCODE (def=0x0) // Address match code (Slave mode)
    • [16]DIR (def=0x0) // Transfer direction (Slave mode)
    • [15]BUSY (def=0x0) // Bus busy
    • [13]ALERT (def=0x0) // SMBus alert
    • [12]TIMEOUT (def=0x0) // Timeout or t_low detection flag
    • [11]PECERR (def=0x0) // PEC Error in reception
    • [10]OVR (def=0x0) // Overrun/Underrun (slave mode)
    • [9]ARLO (def=0x0) // Arbitration lost
    • [8]BERR (def=0x0) // Bus error
    • [7]TCR (def=0x0) // Transfer Complete Reload
    • [6]TC (def=0x0) // Transfer Complete (master mode)
    • [5]STOPF (def=0x0) // Stop detection flag
    • [4]NACKF (def=0x0) // Not acknowledge received flag
    • [3]ADDR (def=0x0) // Address matched (slave mode)
    • [2]RXNE (def=0x0) // Receive data register not empty (receivers)
    • [1]TXIS (def=0x0) // Transmit interrupt status (transmitters)
    • [0]TXE (def=0x1) // Transmit data register empty (transmitters)
  • 0x5000541CICR// Interrupt clear register

    • [13]ALERTCF (def=0x0) // Alert flag clear
    • [12]TIMOUTCF (def=0x0) // Timeout detection flag clear
    • [11]PECCF (def=0x0) // PEC Error flag clear
    • [10]OVRCF (def=0x0) // Overrun/Underrun flag clear
    • [9]ARLOCF (def=0x0) // Arbitration lost flag clear
    • [8]BERRCF (def=0x0) // Bus error flag clear
    • [5]STOPCF (def=0x0) // Stop detection flag clear
    • [4]NACKCF (def=0x0) // Not Acknowledge flag clear
    • [3]ADDRCF (def=0x0) // Address Matched flag clear
  • 0x50005420PECR// PEC register

    • [0:7]PEC (def=0x0) // Packet error checking register
  • 0x50005424RXDR// Receive data register

    • [0:7]RXDATA (def=0x0) // 8-bit receive data
  • 0x50005428TXDR// Transmit data register

    • [0:7]TXDATA (def=0x0) // 8-bit transmit data
  • 0x5000542CI2C_AUTOCR// I2C Autonomous mode control register

    • [6]TCDMAEN (def=0x0) // DMA request enable on Transfer Complete event
    • [7]TCRDMAEN (def=0x0) // DMA request enable on Transfer Complete Reload event
    • [16:19]TRIGSEL (def=0x0) // Trigger selection
    • [20]TRIGPOL (def=0x0) // Trigger polarity
    • [21]TRIGEN (def=0x0) // Trigger enable
• 0x40005800I2C2//

  • 0x40005800CR1// Control register 1

    • [0]PE (def=0x0) // Peripheral enable
    • [1]TXIE (def=0x0) // TX Interrupt enable
    • [2]RXIE (def=0x0) // RX Interrupt enable
    • [3]ADDRIE (def=0x0) // Address match interrupt enable (slave only)
    • [4]NACKIE (def=0x0) // Not acknowledge received interrupt enable
    • [5]STOPIE (def=0x0) // STOP detection Interrupt enable
    • [6]TCIE (def=0x0) // Transfer Complete interrupt enable
    • [7]ERRIE (def=0x0) // Error interrupts enable
    • [8:11]DNF (def=0x0) // Digital noise filter
    • [12]ANFOFF (def=0x0) // Analog noise filter OFF
    • [14]TXDMAEN (def=0x0) // DMA transmission requests enable
    • [15]RXDMAEN (def=0x0) // DMA reception requests enable
    • [16]SBC (def=0x0) // Slave byte control
    • [17]NOSTRETCH (def=0x0) // Clock stretching disable
    • [18]WUPEN (def=0x0) // Wakeup from STOP enable
    • [19]GCEN (def=0x0) // General call enable
    • [20]SMBHEN (def=0x0) // SMBus Host address enable
    • [21]SMBDEN (def=0x0) // SMBus Device Default address enable
    • [22]ALERTEN (def=0x0) // SMBUS alert enable
    • [23]PECEN (def=0x0) // PEC enable
    • [24]FMP (def=0x0) // Fast-mode Plus 20 mA drive enable
    • [30]ADDRACLR (def=0x0) // Address match flag (ADDR) automatic clear
    • [31]STOPFACLR (def=0x0) // STOP detection flag (STOPF) automatic clear
  • 0x40005804CR2// Control register 2

    • [26]PECBYTE (def=0x0) // Packet error checking byte
    • [25]AUTOEND (def=0x0) // Automatic end mode (master mode)
    • [24]RELOAD (def=0x0) // NBYTES reload mode
    • [16:23]NBYTES (def=0x0) // Number of bytes
    • [15]NACK (def=0x0) // NACK generation (slave mode)
    • [14]STOP (def=0x0) // Stop generation (master mode)
    • [13]START (def=0x0) // Start generation
    • [12]HEAD10R (def=0x0) // 10-bit address header only read direction (master receiver mode)
    • [11]ADD10 (def=0x0) // 10-bit addressing mode (master mode)
    • [10]RD_WRN (def=0x0) // Transfer direction (master mode)
    • [0:9]SADD (def=0x0) // Slave address bit (master mode)
  • 0x40005808OAR1// Own address register 1

    • [0:9]OA1 (def=0x0) // Interface address
    • [10]OA1MODE (def=0x0) // Own Address 1 10-bit mode
    • [15]OA1EN (def=0x0) // Own Address 1 enable
  • 0x4000580COAR2// Own address register 2

    • [1:7]OA2 (def=0x0) // Interface address
    • [8:10]OA2MSK (def=0x0) // Own Address 2 masks
    • [15]OA2EN (def=0x0) // Own Address 2 enable
  • 0x40005810TIMINGR// Timing register

    • [0:7]SCLL (def=0x0) // SCL low period (master mode)
    • [8:15]SCLH (def=0x0) // SCL high period (master mode)
    • [16:19]SDADEL (def=0x0) // Data hold time
    • [20:23]SCLDEL (def=0x0) // Data setup time
    • [28:31]PRESC (def=0x0) // Timing prescaler
  • 0x40005814TIMEOUTR// Status register 1

    • [0:11]TIMEOUTA (def=0x0) // Bus timeout A
    • [12]TIDLE (def=0x0) // Idle clock timeout detection
    • [15]TIMOUTEN (def=0x0) // Clock timeout enable
    • [16:27]TIMEOUTB (def=0x0) // Bus timeout B
    • [31]TEXTEN (def=0x0) // Extended clock timeout enable
  • 0x40005818ISR// Interrupt and Status register

    • [17:23]ADDCODE (def=0x0) // Address match code (Slave mode)
    • [16]DIR (def=0x0) // Transfer direction (Slave mode)
    • [15]BUSY (def=0x0) // Bus busy
    • [13]ALERT (def=0x0) // SMBus alert
    • [12]TIMEOUT (def=0x0) // Timeout or t_low detection flag
    • [11]PECERR (def=0x0) // PEC Error in reception
    • [10]OVR (def=0x0) // Overrun/Underrun (slave mode)
    • [9]ARLO (def=0x0) // Arbitration lost
    • [8]BERR (def=0x0) // Bus error
    • [7]TCR (def=0x0) // Transfer Complete Reload
    • [6]TC (def=0x0) // Transfer Complete (master mode)
    • [5]STOPF (def=0x0) // Stop detection flag
    • [4]NACKF (def=0x0) // Not acknowledge received flag
    • [3]ADDR (def=0x0) // Address matched (slave mode)
    • [2]RXNE (def=0x0) // Receive data register not empty (receivers)
    • [1]TXIS (def=0x0) // Transmit interrupt status (transmitters)
    • [0]TXE (def=0x1) // Transmit data register empty (transmitters)
  • 0x4000581CICR// Interrupt clear register

    • [13]ALERTCF (def=0x0) // Alert flag clear
    • [12]TIMOUTCF (def=0x0) // Timeout detection flag clear
    • [11]PECCF (def=0x0) // PEC Error flag clear
    • [10]OVRCF (def=0x0) // Overrun/Underrun flag clear
    • [9]ARLOCF (def=0x0) // Arbitration lost flag clear
    • [8]BERRCF (def=0x0) // Bus error flag clear
    • [5]STOPCF (def=0x0) // Stop detection flag clear
    • [4]NACKCF (def=0x0) // Not Acknowledge flag clear
    • [3]ADDRCF (def=0x0) // Address Matched flag clear
  • 0x40005820PECR// PEC register

    • [0:7]PEC (def=0x0) // Packet error checking register
  • 0x40005824RXDR// Receive data register

    • [0:7]RXDATA (def=0x0) // 8-bit receive data
  • 0x40005828TXDR// Transmit data register

    • [0:7]TXDATA (def=0x0) // 8-bit transmit data
  • 0x4000582CI2C_AUTOCR// I2C Autonomous mode control register

    • [6]TCDMAEN (def=0x0) // DMA request enable on Transfer Complete event
    • [7]TCRDMAEN (def=0x0) // DMA request enable on Transfer Complete Reload event
    • [16:19]TRIGSEL (def=0x0) // Trigger selection
    • [20]TRIGPOL (def=0x0) // Trigger polarity
    • [21]TRIGEN (def=0x0) // Trigger enable
  interrupts:
  • [47] I2C2_EV // I2C2 event interrupt
  • [5] I2C2_ER // I2C2 error interrupt
• 0x50005800SEC_I2C2//

  • 0x50005800CR1// Control register 1

    • [0]PE (def=0x0) // Peripheral enable
    • [1]TXIE (def=0x0) // TX Interrupt enable
    • [2]RXIE (def=0x0) // RX Interrupt enable
    • [3]ADDRIE (def=0x0) // Address match interrupt enable (slave only)
    • [4]NACKIE (def=0x0) // Not acknowledge received interrupt enable
    • [5]STOPIE (def=0x0) // STOP detection Interrupt enable
    • [6]TCIE (def=0x0) // Transfer Complete interrupt enable
    • [7]ERRIE (def=0x0) // Error interrupts enable
    • [8:11]DNF (def=0x0) // Digital noise filter
    • [12]ANFOFF (def=0x0) // Analog noise filter OFF
    • [14]TXDMAEN (def=0x0) // DMA transmission requests enable
    • [15]RXDMAEN (def=0x0) // DMA reception requests enable
    • [16]SBC (def=0x0) // Slave byte control
    • [17]NOSTRETCH (def=0x0) // Clock stretching disable
    • [18]WUPEN (def=0x0) // Wakeup from STOP enable
    • [19]GCEN (def=0x0) // General call enable
    • [20]SMBHEN (def=0x0) // SMBus Host address enable
    • [21]SMBDEN (def=0x0) // SMBus Device Default address enable
    • [22]ALERTEN (def=0x0) // SMBUS alert enable
    • [23]PECEN (def=0x0) // PEC enable
    • [24]FMP (def=0x0) // Fast-mode Plus 20 mA drive enable
    • [30]ADDRACLR (def=0x0) // Address match flag (ADDR) automatic clear
    • [31]STOPFACLR (def=0x0) // STOP detection flag (STOPF) automatic clear
  • 0x50005804CR2// Control register 2

    • [26]PECBYTE (def=0x0) // Packet error checking byte
    • [25]AUTOEND (def=0x0) // Automatic end mode (master mode)
    • [24]RELOAD (def=0x0) // NBYTES reload mode
    • [16:23]NBYTES (def=0x0) // Number of bytes
    • [15]NACK (def=0x0) // NACK generation (slave mode)
    • [14]STOP (def=0x0) // Stop generation (master mode)
    • [13]START (def=0x0) // Start generation
    • [12]HEAD10R (def=0x0) // 10-bit address header only read direction (master receiver mode)
    • [11]ADD10 (def=0x0) // 10-bit addressing mode (master mode)
    • [10]RD_WRN (def=0x0) // Transfer direction (master mode)
    • [0:9]SADD (def=0x0) // Slave address bit (master mode)
  • 0x50005808OAR1// Own address register 1

    • [0:9]OA1 (def=0x0) // Interface address
    • [10]OA1MODE (def=0x0) // Own Address 1 10-bit mode
    • [15]OA1EN (def=0x0) // Own Address 1 enable
  • 0x5000580COAR2// Own address register 2

    • [1:7]OA2 (def=0x0) // Interface address
    • [8:10]OA2MSK (def=0x0) // Own Address 2 masks
    • [15]OA2EN (def=0x0) // Own Address 2 enable
  • 0x50005810TIMINGR// Timing register

    • [0:7]SCLL (def=0x0) // SCL low period (master mode)
    • [8:15]SCLH (def=0x0) // SCL high period (master mode)
    • [16:19]SDADEL (def=0x0) // Data hold time
    • [20:23]SCLDEL (def=0x0) // Data setup time
    • [28:31]PRESC (def=0x0) // Timing prescaler
  • 0x50005814TIMEOUTR// Status register 1

    • [0:11]TIMEOUTA (def=0x0) // Bus timeout A
    • [12]TIDLE (def=0x0) // Idle clock timeout detection
    • [15]TIMOUTEN (def=0x0) // Clock timeout enable
    • [16:27]TIMEOUTB (def=0x0) // Bus timeout B
    • [31]TEXTEN (def=0x0) // Extended clock timeout enable
  • 0x50005818ISR// Interrupt and Status register

    • [17:23]ADDCODE (def=0x0) // Address match code (Slave mode)
    • [16]DIR (def=0x0) // Transfer direction (Slave mode)
    • [15]BUSY (def=0x0) // Bus busy
    • [13]ALERT (def=0x0) // SMBus alert
    • [12]TIMEOUT (def=0x0) // Timeout or t_low detection flag
    • [11]PECERR (def=0x0) // PEC Error in reception
    • [10]OVR (def=0x0) // Overrun/Underrun (slave mode)
    • [9]ARLO (def=0x0) // Arbitration lost
    • [8]BERR (def=0x0) // Bus error
    • [7]TCR (def=0x0) // Transfer Complete Reload
    • [6]TC (def=0x0) // Transfer Complete (master mode)
    • [5]STOPF (def=0x0) // Stop detection flag
    • [4]NACKF (def=0x0) // Not acknowledge received flag
    • [3]ADDR (def=0x0) // Address matched (slave mode)
    • [2]RXNE (def=0x0) // Receive data register not empty (receivers)
    • [1]TXIS (def=0x0) // Transmit interrupt status (transmitters)
    • [0]TXE (def=0x1) // Transmit data register empty (transmitters)
  • 0x5000581CICR// Interrupt clear register

    • [13]ALERTCF (def=0x0) // Alert flag clear
    • [12]TIMOUTCF (def=0x0) // Timeout detection flag clear
    • [11]PECCF (def=0x0) // PEC Error flag clear
    • [10]OVRCF (def=0x0) // Overrun/Underrun flag clear
    • [9]ARLOCF (def=0x0) // Arbitration lost flag clear
    • [8]BERRCF (def=0x0) // Bus error flag clear
    • [5]STOPCF (def=0x0) // Stop detection flag clear
    • [4]NACKCF (def=0x0) // Not Acknowledge flag clear
    • [3]ADDRCF (def=0x0) // Address Matched flag clear
  • 0x50005820PECR// PEC register

    • [0:7]PEC (def=0x0) // Packet error checking register
  • 0x50005824RXDR// Receive data register

    • [0:7]RXDATA (def=0x0) // 8-bit receive data
  • 0x50005828TXDR// Transmit data register

    • [0:7]TXDATA (def=0x0) // 8-bit transmit data
  • 0x5000582CI2C_AUTOCR// I2C Autonomous mode control register

    • [6]TCDMAEN (def=0x0) // DMA request enable on Transfer Complete event
    • [7]TCRDMAEN (def=0x0) // DMA request enable on Transfer Complete Reload event
    • [16:19]TRIGSEL (def=0x0) // Trigger selection
    • [20]TRIGPOL (def=0x0) // Trigger polarity
    • [21]TRIGEN (def=0x0) // Trigger enable
• 0x46002800I2C3//

  • 0x46002800CR1// Control register 1

    • [0]PE (def=0x0) // Peripheral enable
    • [1]TXIE (def=0x0) // TX Interrupt enable
    • [2]RXIE (def=0x0) // RX Interrupt enable
    • [3]ADDRIE (def=0x0) // Address match interrupt enable (slave only)
    • [4]NACKIE (def=0x0) // Not acknowledge received interrupt enable
    • [5]STOPIE (def=0x0) // STOP detection Interrupt enable
    • [6]TCIE (def=0x0) // Transfer Complete interrupt enable
    • [7]ERRIE (def=0x0) // Error interrupts enable
    • [8:11]DNF (def=0x0) // Digital noise filter
    • [12]ANFOFF (def=0x0) // Analog noise filter OFF
    • [14]TXDMAEN (def=0x0) // DMA transmission requests enable
    • [15]RXDMAEN (def=0x0) // DMA reception requests enable
    • [16]SBC (def=0x0) // Slave byte control
    • [17]NOSTRETCH (def=0x0) // Clock stretching disable
    • [18]WUPEN (def=0x0) // Wakeup from STOP enable
    • [19]GCEN (def=0x0) // General call enable
    • [20]SMBHEN (def=0x0) // SMBus Host address enable
    • [21]SMBDEN (def=0x0) // SMBus Device Default address enable
    • [22]ALERTEN (def=0x0) // SMBUS alert enable
    • [23]PECEN (def=0x0) // PEC enable
    • [24]FMP (def=0x0) // Fast-mode Plus 20 mA drive enable
    • [30]ADDRACLR (def=0x0) // Address match flag (ADDR) automatic clear
    • [31]STOPFACLR (def=0x0) // STOP detection flag (STOPF) automatic clear
  • 0x46002804CR2// Control register 2

    • [26]PECBYTE (def=0x0) // Packet error checking byte
    • [25]AUTOEND (def=0x0) // Automatic end mode (master mode)
    • [24]RELOAD (def=0x0) // NBYTES reload mode
    • [16:23]NBYTES (def=0x0) // Number of bytes
    • [15]NACK (def=0x0) // NACK generation (slave mode)
    • [14]STOP (def=0x0) // Stop generation (master mode)
    • [13]START (def=0x0) // Start generation
    • [12]HEAD10R (def=0x0) // 10-bit address header only read direction (master receiver mode)
    • [11]ADD10 (def=0x0) // 10-bit addressing mode (master mode)
    • [10]RD_WRN (def=0x0) // Transfer direction (master mode)
    • [0:9]SADD (def=0x0) // Slave address bit (master mode)
  • 0x46002808OAR1// Own address register 1

    • [0:9]OA1 (def=0x0) // Interface address
    • [10]OA1MODE (def=0x0) // Own Address 1 10-bit mode
    • [15]OA1EN (def=0x0) // Own Address 1 enable
  • 0x4600280COAR2// Own address register 2

    • [1:7]OA2 (def=0x0) // Interface address
    • [8:10]OA2MSK (def=0x0) // Own Address 2 masks
    • [15]OA2EN (def=0x0) // Own Address 2 enable
  • 0x46002810TIMINGR// Timing register

    • [0:7]SCLL (def=0x0) // SCL low period (master mode)
    • [8:15]SCLH (def=0x0) // SCL high period (master mode)
    • [16:19]SDADEL (def=0x0) // Data hold time
    • [20:23]SCLDEL (def=0x0) // Data setup time
    • [28:31]PRESC (def=0x0) // Timing prescaler
  • 0x46002814TIMEOUTR// Status register 1

    • [0:11]TIMEOUTA (def=0x0) // Bus timeout A
    • [12]TIDLE (def=0x0) // Idle clock timeout detection
    • [15]TIMOUTEN (def=0x0) // Clock timeout enable
    • [16:27]TIMEOUTB (def=0x0) // Bus timeout B
    • [31]TEXTEN (def=0x0) // Extended clock timeout enable
  • 0x46002818ISR// Interrupt and Status register

    • [17:23]ADDCODE (def=0x0) // Address match code (Slave mode)
    • [16]DIR (def=0x0) // Transfer direction (Slave mode)
    • [15]BUSY (def=0x0) // Bus busy
    • [13]ALERT (def=0x0) // SMBus alert
    • [12]TIMEOUT (def=0x0) // Timeout or t_low detection flag
    • [11]PECERR (def=0x0) // PEC Error in reception
    • [10]OVR (def=0x0) // Overrun/Underrun (slave mode)
    • [9]ARLO (def=0x0) // Arbitration lost
    • [8]BERR (def=0x0) // Bus error
    • [7]TCR (def=0x0) // Transfer Complete Reload
    • [6]TC (def=0x0) // Transfer Complete (master mode)
    • [5]STOPF (def=0x0) // Stop detection flag
    • [4]NACKF (def=0x0) // Not acknowledge received flag
    • [3]ADDR (def=0x0) // Address matched (slave mode)
    • [2]RXNE (def=0x0) // Receive data register not empty (receivers)
    • [1]TXIS (def=0x0) // Transmit interrupt status (transmitters)
    • [0]TXE (def=0x1) // Transmit data register empty (transmitters)
  • 0x4600281CICR// Interrupt clear register

    • [13]ALERTCF (def=0x0) // Alert flag clear
    • [12]TIMOUTCF (def=0x0) // Timeout detection flag clear
    • [11]PECCF (def=0x0) // PEC Error flag clear
    • [10]OVRCF (def=0x0) // Overrun/Underrun flag clear
    • [9]ARLOCF (def=0x0) // Arbitration lost flag clear
    • [8]BERRCF (def=0x0) // Bus error flag clear
    • [5]STOPCF (def=0x0) // Stop detection flag clear
    • [4]NACKCF (def=0x0) // Not Acknowledge flag clear
    • [3]ADDRCF (def=0x0) // Address Matched flag clear
  • 0x46002820PECR// PEC register

    • [0:7]PEC (def=0x0) // Packet error checking register
  • 0x46002824RXDR// Receive data register

    • [0:7]RXDATA (def=0x0) // 8-bit receive data
  • 0x46002828TXDR// Transmit data register

    • [0:7]TXDATA (def=0x0) // 8-bit transmit data
  • 0x4600282CI2C_AUTOCR// I2C Autonomous mode control register

    • [6]TCDMAEN (def=0x0) // DMA request enable on Transfer Complete event
    • [7]TCRDMAEN (def=0x0) // DMA request enable on Transfer Complete Reload event
    • [16:19]TRIGSEL (def=0x0) // Trigger selection
    • [20]TRIGPOL (def=0x0) // Trigger polarity
    • [21]TRIGEN (def=0x0) // Trigger enable
  interrupts:
  • [0] I2C3_EV // I2C3 event interrupt
  • [0] I2C3_ER // I2C3 error interrupt
• 0x56002800SEC_I2C3//

  • 0x56002800CR1// Control register 1

    • [0]PE (def=0x0) // Peripheral enable
    • [1]TXIE (def=0x0) // TX Interrupt enable
    • [2]RXIE (def=0x0) // RX Interrupt enable
    • [3]ADDRIE (def=0x0) // Address match interrupt enable (slave only)
    • [4]NACKIE (def=0x0) // Not acknowledge received interrupt enable
    • [5]STOPIE (def=0x0) // STOP detection Interrupt enable
    • [6]TCIE (def=0x0) // Transfer Complete interrupt enable
    • [7]ERRIE (def=0x0) // Error interrupts enable
    • [8:11]DNF (def=0x0) // Digital noise filter
    • [12]ANFOFF (def=0x0) // Analog noise filter OFF
    • [14]TXDMAEN (def=0x0) // DMA transmission requests enable
    • [15]RXDMAEN (def=0x0) // DMA reception requests enable
    • [16]SBC (def=0x0) // Slave byte control
    • [17]NOSTRETCH (def=0x0) // Clock stretching disable
    • [18]WUPEN (def=0x0) // Wakeup from STOP enable
    • [19]GCEN (def=0x0) // General call enable
    • [20]SMBHEN (def=0x0) // SMBus Host address enable
    • [21]SMBDEN (def=0x0) // SMBus Device Default address enable
    • [22]ALERTEN (def=0x0) // SMBUS alert enable
    • [23]PECEN (def=0x0) // PEC enable
    • [24]FMP (def=0x0) // Fast-mode Plus 20 mA drive enable
    • [30]ADDRACLR (def=0x0) // Address match flag (ADDR) automatic clear
    • [31]STOPFACLR (def=0x0) // STOP detection flag (STOPF) automatic clear
  • 0x56002804CR2// Control register 2

    • [26]PECBYTE (def=0x0) // Packet error checking byte
    • [25]AUTOEND (def=0x0) // Automatic end mode (master mode)
    • [24]RELOAD (def=0x0) // NBYTES reload mode
    • [16:23]NBYTES (def=0x0) // Number of bytes
    • [15]NACK (def=0x0) // NACK generation (slave mode)
    • [14]STOP (def=0x0) // Stop generation (master mode)
    • [13]START (def=0x0) // Start generation
    • [12]HEAD10R (def=0x0) // 10-bit address header only read direction (master receiver mode)
    • [11]ADD10 (def=0x0) // 10-bit addressing mode (master mode)
    • [10]RD_WRN (def=0x0) // Transfer direction (master mode)
    • [0:9]SADD (def=0x0) // Slave address bit (master mode)
  • 0x56002808OAR1// Own address register 1

    • [0:9]OA1 (def=0x0) // Interface address
    • [10]OA1MODE (def=0x0) // Own Address 1 10-bit mode
    • [15]OA1EN (def=0x0) // Own Address 1 enable
  • 0x5600280COAR2// Own address register 2

    • [1:7]OA2 (def=0x0) // Interface address
    • [8:10]OA2MSK (def=0x0) // Own Address 2 masks
    • [15]OA2EN (def=0x0) // Own Address 2 enable
  • 0x56002810TIMINGR// Timing register

    • [0:7]SCLL (def=0x0) // SCL low period (master mode)
    • [8:15]SCLH (def=0x0) // SCL high period (master mode)
    • [16:19]SDADEL (def=0x0) // Data hold time
    • [20:23]SCLDEL (def=0x0) // Data setup time
    • [28:31]PRESC (def=0x0) // Timing prescaler
  • 0x56002814TIMEOUTR// Status register 1

    • [0:11]TIMEOUTA (def=0x0) // Bus timeout A
    • [12]TIDLE (def=0x0) // Idle clock timeout detection
    • [15]TIMOUTEN (def=0x0) // Clock timeout enable
    • [16:27]TIMEOUTB (def=0x0) // Bus timeout B
    • [31]TEXTEN (def=0x0) // Extended clock timeout enable
  • 0x56002818ISR// Interrupt and Status register

    • [17:23]ADDCODE (def=0x0) // Address match code (Slave mode)
    • [16]DIR (def=0x0) // Transfer direction (Slave mode)
    • [15]BUSY (def=0x0) // Bus busy
    • [13]ALERT (def=0x0) // SMBus alert
    • [12]TIMEOUT (def=0x0) // Timeout or t_low detection flag
    • [11]PECERR (def=0x0) // PEC Error in reception
    • [10]OVR (def=0x0) // Overrun/Underrun (slave mode)
    • [9]ARLO (def=0x0) // Arbitration lost
    • [8]BERR (def=0x0) // Bus error
    • [7]TCR (def=0x0) // Transfer Complete Reload
    • [6]TC (def=0x0) // Transfer Complete (master mode)
    • [5]STOPF (def=0x0) // Stop detection flag
    • [4]NACKF (def=0x0) // Not acknowledge received flag
    • [3]ADDR (def=0x0) // Address matched (slave mode)
    • [2]RXNE (def=0x0) // Receive data register not empty (receivers)
    • [1]TXIS (def=0x0) // Transmit interrupt status (transmitters)
    • [0]TXE (def=0x1) // Transmit data register empty (transmitters)
  • 0x5600281CICR// Interrupt clear register

    • [13]ALERTCF (def=0x0) // Alert flag clear
    • [12]TIMOUTCF (def=0x0) // Timeout detection flag clear
    • [11]PECCF (def=0x0) // PEC Error flag clear
    • [10]OVRCF (def=0x0) // Overrun/Underrun flag clear
    • [9]ARLOCF (def=0x0) // Arbitration lost flag clear
    • [8]BERRCF (def=0x0) // Bus error flag clear
    • [5]STOPCF (def=0x0) // Stop detection flag clear
    • [4]NACKCF (def=0x0) // Not Acknowledge flag clear
    • [3]ADDRCF (def=0x0) // Address Matched flag clear
  • 0x56002820PECR// PEC register

    • [0:7]PEC (def=0x0) // Packet error checking register
  • 0x56002824RXDR// Receive data register

    • [0:7]RXDATA (def=0x0) // 8-bit receive data
  • 0x56002828TXDR// Transmit data register

    • [0:7]TXDATA (def=0x0) // 8-bit transmit data
  • 0x5600282CI2C_AUTOCR// I2C Autonomous mode control register

    • [6]TCDMAEN (def=0x0) // DMA request enable on Transfer Complete event
    • [7]TCRDMAEN (def=0x0) // DMA request enable on Transfer Complete Reload event
    • [16:19]TRIGSEL (def=0x0) // Trigger selection
    • [20]TRIGPOL (def=0x0) // Trigger polarity
    • [21]TRIGEN (def=0x0) // Trigger enable
• 0x40008400I2C4//

  • 0x40008400CR1// Control register 1

    • [0]PE (def=0x0) // Peripheral enable
    • [1]TXIE (def=0x0) // TX Interrupt enable
    • [2]RXIE (def=0x0) // RX Interrupt enable
    • [3]ADDRIE (def=0x0) // Address match interrupt enable (slave only)
    • [4]NACKIE (def=0x0) // Not acknowledge received interrupt enable
    • [5]STOPIE (def=0x0) // STOP detection Interrupt enable
    • [6]TCIE (def=0x0) // Transfer Complete interrupt enable
    • [7]ERRIE (def=0x0) // Error interrupts enable
    • [8:11]DNF (def=0x0) // Digital noise filter
    • [12]ANFOFF (def=0x0) // Analog noise filter OFF
    • [14]TXDMAEN (def=0x0) // DMA transmission requests enable
    • [15]RXDMAEN (def=0x0) // DMA reception requests enable
    • [16]SBC (def=0x0) // Slave byte control
    • [17]NOSTRETCH (def=0x0) // Clock stretching disable
    • [18]WUPEN (def=0x0) // Wakeup from STOP enable
    • [19]GCEN (def=0x0) // General call enable
    • [20]SMBHEN (def=0x0) // SMBus Host address enable
    • [21]SMBDEN (def=0x0) // SMBus Device Default address enable
    • [22]ALERTEN (def=0x0) // SMBUS alert enable
    • [23]PECEN (def=0x0) // PEC enable
    • [24]FMP (def=0x0) // Fast-mode Plus 20 mA drive enable
    • [30]ADDRACLR (def=0x0) // Address match flag (ADDR) automatic clear
    • [31]STOPFACLR (def=0x0) // STOP detection flag (STOPF) automatic clear
  • 0x40008404CR2// Control register 2

    • [26]PECBYTE (def=0x0) // Packet error checking byte
    • [25]AUTOEND (def=0x0) // Automatic end mode (master mode)
    • [24]RELOAD (def=0x0) // NBYTES reload mode
    • [16:23]NBYTES (def=0x0) // Number of bytes
    • [15]NACK (def=0x0) // NACK generation (slave mode)
    • [14]STOP (def=0x0) // Stop generation (master mode)
    • [13]START (def=0x0) // Start generation
    • [12]HEAD10R (def=0x0) // 10-bit address header only read direction (master receiver mode)
    • [11]ADD10 (def=0x0) // 10-bit addressing mode (master mode)
    • [10]RD_WRN (def=0x0) // Transfer direction (master mode)
    • [0:9]SADD (def=0x0) // Slave address bit (master mode)
  • 0x40008408OAR1// Own address register 1

    • [0:9]OA1 (def=0x0) // Interface address
    • [10]OA1MODE (def=0x0) // Own Address 1 10-bit mode
    • [15]OA1EN (def=0x0) // Own Address 1 enable
  • 0x4000840COAR2// Own address register 2

    • [1:7]OA2 (def=0x0) // Interface address
    • [8:10]OA2MSK (def=0x0) // Own Address 2 masks
    • [15]OA2EN (def=0x0) // Own Address 2 enable
  • 0x40008410TIMINGR// Timing register

    • [0:7]SCLL (def=0x0) // SCL low period (master mode)
    • [8:15]SCLH (def=0x0) // SCL high period (master mode)
    • [16:19]SDADEL (def=0x0) // Data hold time
    • [20:23]SCLDEL (def=0x0) // Data setup time
    • [28:31]PRESC (def=0x0) // Timing prescaler
  • 0x40008414TIMEOUTR// Status register 1

    • [0:11]TIMEOUTA (def=0x0) // Bus timeout A
    • [12]TIDLE (def=0x0) // Idle clock timeout detection
    • [15]TIMOUTEN (def=0x0) // Clock timeout enable
    • [16:27]TIMEOUTB (def=0x0) // Bus timeout B
    • [31]TEXTEN (def=0x0) // Extended clock timeout enable
  • 0x40008418ISR// Interrupt and Status register

    • [17:23]ADDCODE (def=0x0) // Address match code (Slave mode)
    • [16]DIR (def=0x0) // Transfer direction (Slave mode)
    • [15]BUSY (def=0x0) // Bus busy
    • [13]ALERT (def=0x0) // SMBus alert
    • [12]TIMEOUT (def=0x0) // Timeout or t_low detection flag
    • [11]PECERR (def=0x0) // PEC Error in reception
    • [10]OVR (def=0x0) // Overrun/Underrun (slave mode)
    • [9]ARLO (def=0x0) // Arbitration lost
    • [8]BERR (def=0x0) // Bus error
    • [7]TCR (def=0x0) // Transfer Complete Reload
    • [6]TC (def=0x0) // Transfer Complete (master mode)
    • [5]STOPF (def=0x0) // Stop detection flag
    • [4]NACKF (def=0x0) // Not acknowledge received flag
    • [3]ADDR (def=0x0) // Address matched (slave mode)
    • [2]RXNE (def=0x0) // Receive data register not empty (receivers)
    • [1]TXIS (def=0x0) // Transmit interrupt status (transmitters)
    • [0]TXE (def=0x1) // Transmit data register empty (transmitters)
  • 0x4000841CICR// Interrupt clear register

    • [13]ALERTCF (def=0x0) // Alert flag clear
    • [12]TIMOUTCF (def=0x0) // Timeout detection flag clear
    • [11]PECCF (def=0x0) // PEC Error flag clear
    • [10]OVRCF (def=0x0) // Overrun/Underrun flag clear
    • [9]ARLOCF (def=0x0) // Arbitration lost flag clear
    • [8]BERRCF (def=0x0) // Bus error flag clear
    • [5]STOPCF (def=0x0) // Stop detection flag clear
    • [4]NACKCF (def=0x0) // Not Acknowledge flag clear
    • [3]ADDRCF (def=0x0) // Address Matched flag clear
  • 0x40008420PECR// PEC register

    • [0:7]PEC (def=0x0) // Packet error checking register
  • 0x40008424RXDR// Receive data register

    • [0:7]RXDATA (def=0x0) // 8-bit receive data
  • 0x40008428TXDR// Transmit data register

    • [0:7]TXDATA (def=0x0) // 8-bit transmit data
  • 0x4000842CI2C_AUTOCR// I2C Autonomous mode control register

    • [6]TCDMAEN (def=0x0) // DMA request enable on Transfer Complete event
    • [7]TCRDMAEN (def=0x0) // DMA request enable on Transfer Complete Reload event
    • [16:19]TRIGSEL (def=0x0) // Trigger selection
    • [20]TRIGPOL (def=0x0) // Trigger polarity
    • [21]TRIGEN (def=0x0) // Trigger enable
  interrupts:
  • [100] I2C4_ER // I2C4 error interrupt
  • [101] I2C4_EV // I2C4 event interrupt
• 0x50008400SEC_I2C4//

  • 0x50008400CR1// Control register 1

    • [0]PE (def=0x0) // Peripheral enable
    • [1]TXIE (def=0x0) // TX Interrupt enable
    • [2]RXIE (def=0x0) // RX Interrupt enable
    • [3]ADDRIE (def=0x0) // Address match interrupt enable (slave only)
    • [4]NACKIE (def=0x0) // Not acknowledge received interrupt enable
    • [5]STOPIE (def=0x0) // STOP detection Interrupt enable
    • [6]TCIE (def=0x0) // Transfer Complete interrupt enable
    • [7]ERRIE (def=0x0) // Error interrupts enable
    • [8:11]DNF (def=0x0) // Digital noise filter
    • [12]ANFOFF (def=0x0) // Analog noise filter OFF
    • [14]TXDMAEN (def=0x0) // DMA transmission requests enable
    • [15]RXDMAEN (def=0x0) // DMA reception requests enable
    • [16]SBC (def=0x0) // Slave byte control
    • [17]NOSTRETCH (def=0x0) // Clock stretching disable
    • [18]WUPEN (def=0x0) // Wakeup from STOP enable
    • [19]GCEN (def=0x0) // General call enable
    • [20]SMBHEN (def=0x0) // SMBus Host address enable
    • [21]SMBDEN (def=0x0) // SMBus Device Default address enable
    • [22]ALERTEN (def=0x0) // SMBUS alert enable
    • [23]PECEN (def=0x0) // PEC enable
    • [24]FMP (def=0x0) // Fast-mode Plus 20 mA drive enable
    • [30]ADDRACLR (def=0x0) // Address match flag (ADDR) automatic clear
    • [31]STOPFACLR (def=0x0) // STOP detection flag (STOPF) automatic clear
  • 0x50008404CR2// Control register 2

    • [26]PECBYTE (def=0x0) // Packet error checking byte
    • [25]AUTOEND (def=0x0) // Automatic end mode (master mode)
    • [24]RELOAD (def=0x0) // NBYTES reload mode
    • [16:23]NBYTES (def=0x0) // Number of bytes
    • [15]NACK (def=0x0) // NACK generation (slave mode)
    • [14]STOP (def=0x0) // Stop generation (master mode)
    • [13]START (def=0x0) // Start generation
    • [12]HEAD10R (def=0x0) // 10-bit address header only read direction (master receiver mode)
    • [11]ADD10 (def=0x0) // 10-bit addressing mode (master mode)
    • [10]RD_WRN (def=0x0) // Transfer direction (master mode)
    • [0:9]SADD (def=0x0) // Slave address bit (master mode)
  • 0x50008408OAR1// Own address register 1

    • [0:9]OA1 (def=0x0) // Interface address
    • [10]OA1MODE (def=0x0) // Own Address 1 10-bit mode
    • [15]OA1EN (def=0x0) // Own Address 1 enable
  • 0x5000840COAR2// Own address register 2

    • [1:7]OA2 (def=0x0) // Interface address
    • [8:10]OA2MSK (def=0x0) // Own Address 2 masks
    • [15]OA2EN (def=0x0) // Own Address 2 enable
  • 0x50008410TIMINGR// Timing register

    • [0:7]SCLL (def=0x0) // SCL low period (master mode)
    • [8:15]SCLH (def=0x0) // SCL high period (master mode)
    • [16:19]SDADEL (def=0x0) // Data hold time
    • [20:23]SCLDEL (def=0x0) // Data setup time
    • [28:31]PRESC (def=0x0) // Timing prescaler
  • 0x50008414TIMEOUTR// Status register 1

    • [0:11]TIMEOUTA (def=0x0) // Bus timeout A
    • [12]TIDLE (def=0x0) // Idle clock timeout detection
    • [15]TIMOUTEN (def=0x0) // Clock timeout enable
    • [16:27]TIMEOUTB (def=0x0) // Bus timeout B
    • [31]TEXTEN (def=0x0) // Extended clock timeout enable
  • 0x50008418ISR// Interrupt and Status register

    • [17:23]ADDCODE (def=0x0) // Address match code (Slave mode)
    • [16]DIR (def=0x0) // Transfer direction (Slave mode)
    • [15]BUSY (def=0x0) // Bus busy
    • [13]ALERT (def=0x0) // SMBus alert
    • [12]TIMEOUT (def=0x0) // Timeout or t_low detection flag
    • [11]PECERR (def=0x0) // PEC Error in reception
    • [10]OVR (def=0x0) // Overrun/Underrun (slave mode)
    • [9]ARLO (def=0x0) // Arbitration lost
    • [8]BERR (def=0x0) // Bus error
    • [7]TCR (def=0x0) // Transfer Complete Reload
    • [6]TC (def=0x0) // Transfer Complete (master mode)
    • [5]STOPF (def=0x0) // Stop detection flag
    • [4]NACKF (def=0x0) // Not acknowledge received flag
    • [3]ADDR (def=0x0) // Address matched (slave mode)
    • [2]RXNE (def=0x0) // Receive data register not empty (receivers)
    • [1]TXIS (def=0x0) // Transmit interrupt status (transmitters)
    • [0]TXE (def=0x1) // Transmit data register empty (transmitters)
  • 0x5000841CICR// Interrupt clear register

    • [13]ALERTCF (def=0x0) // Alert flag clear
    • [12]TIMOUTCF (def=0x0) // Timeout detection flag clear
    • [11]PECCF (def=0x0) // PEC Error flag clear
    • [10]OVRCF (def=0x0) // Overrun/Underrun flag clear
    • [9]ARLOCF (def=0x0) // Arbitration lost flag clear
    • [8]BERRCF (def=0x0) // Bus error flag clear
    • [5]STOPCF (def=0x0) // Stop detection flag clear
    • [4]NACKCF (def=0x0) // Not Acknowledge flag clear
    • [3]ADDRCF (def=0x0) // Address Matched flag clear
  • 0x50008420PECR// PEC register

    • [0:7]PEC (def=0x0) // Packet error checking register
  • 0x50008424RXDR// Receive data register

    • [0:7]RXDATA (def=0x0) // 8-bit receive data
  • 0x50008428TXDR// Transmit data register

    • [0:7]TXDATA (def=0x0) // 8-bit transmit data
  • 0x5000842CI2C_AUTOCR// I2C Autonomous mode control register

    • [6]TCDMAEN (def=0x0) // DMA request enable on Transfer Complete event
    • [7]TCRDMAEN (def=0x0) // DMA request enable on Transfer Complete Reload event
    • [16:19]TRIGSEL (def=0x0) // Trigger selection
    • [20]TRIGPOL (def=0x0) // Trigger polarity
    • [21]TRIGEN (def=0x0) // Trigger enable
• 0x40009800I2C5//

  • 0x40009800CR1// Control register 1

    • [0]PE (def=0x0) // Peripheral enable
    • [1]TXIE (def=0x0) // TX Interrupt enable
    • [2]RXIE (def=0x0) // RX Interrupt enable
    • [3]ADDRIE (def=0x0) // Address match interrupt enable (slave only)
    • [4]NACKIE (def=0x0) // Not acknowledge received interrupt enable
    • [5]STOPIE (def=0x0) // STOP detection Interrupt enable
    • [6]TCIE (def=0x0) // Transfer Complete interrupt enable
    • [7]ERRIE (def=0x0) // Error interrupts enable
    • [8:11]DNF (def=0x0) // Digital noise filter
    • [12]ANFOFF (def=0x0) // Analog noise filter OFF
    • [14]TXDMAEN (def=0x0) // DMA transmission requests enable
    • [15]RXDMAEN (def=0x0) // DMA reception requests enable
    • [16]SBC (def=0x0) // Slave byte control
    • [17]NOSTRETCH (def=0x0) // Clock stretching disable
    • [18]WUPEN (def=0x0) // Wakeup from STOP enable
    • [19]GCEN (def=0x0) // General call enable
    • [20]SMBHEN (def=0x0) // SMBus Host address enable
    • [21]SMBDEN (def=0x0) // SMBus Device Default address enable
    • [22]ALERTEN (def=0x0) // SMBUS alert enable
    • [23]PECEN (def=0x0) // PEC enable
    • [24]FMP (def=0x0) // Fast-mode Plus 20 mA drive enable
    • [30]ADDRACLR (def=0x0) // Address match flag (ADDR) automatic clear
    • [31]STOPFACLR (def=0x0) // STOP detection flag (STOPF) automatic clear
  • 0x40009804CR2// Control register 2

    • [26]PECBYTE (def=0x0) // Packet error checking byte
    • [25]AUTOEND (def=0x0) // Automatic end mode (master mode)
    • [24]RELOAD (def=0x0) // NBYTES reload mode
    • [16:23]NBYTES (def=0x0) // Number of bytes
    • [15]NACK (def=0x0) // NACK generation (slave mode)
    • [14]STOP (def=0x0) // Stop generation (master mode)
    • [13]START (def=0x0) // Start generation
    • [12]HEAD10R (def=0x0) // 10-bit address header only read direction (master receiver mode)
    • [11]ADD10 (def=0x0) // 10-bit addressing mode (master mode)
    • [10]RD_WRN (def=0x0) // Transfer direction (master mode)
    • [0:9]SADD (def=0x0) // Slave address bit (master mode)
  • 0x40009808OAR1// Own address register 1

    • [0:9]OA1 (def=0x0) // Interface address
    • [10]OA1MODE (def=0x0) // Own Address 1 10-bit mode
    • [15]OA1EN (def=0x0) // Own Address 1 enable
  • 0x4000980COAR2// Own address register 2

    • [1:7]OA2 (def=0x0) // Interface address
    • [8:10]OA2MSK (def=0x0) // Own Address 2 masks
    • [15]OA2EN (def=0x0) // Own Address 2 enable
  • 0x40009810TIMINGR// Timing register

    • [0:7]SCLL (def=0x0) // SCL low period (master mode)
    • [8:15]SCLH (def=0x0) // SCL high period (master mode)
    • [16:19]SDADEL (def=0x0) // Data hold time
    • [20:23]SCLDEL (def=0x0) // Data setup time
    • [28:31]PRESC (def=0x0) // Timing prescaler
  • 0x40009814TIMEOUTR// Status register 1

    • [0:11]TIMEOUTA (def=0x0) // Bus timeout A
    • [12]TIDLE (def=0x0) // Idle clock timeout detection
    • [15]TIMOUTEN (def=0x0) // Clock timeout enable
    • [16:27]TIMEOUTB (def=0x0) // Bus timeout B
    • [31]TEXTEN (def=0x0) // Extended clock timeout enable
  • 0x40009818ISR// Interrupt and Status register

    • [17:23]ADDCODE (def=0x0) // Address match code (Slave mode)
    • [16]DIR (def=0x0) // Transfer direction (Slave mode)
    • [15]BUSY (def=0x0) // Bus busy
    • [13]ALERT (def=0x0) // SMBus alert
    • [12]TIMEOUT (def=0x0) // Timeout or t_low detection flag
    • [11]PECERR (def=0x0) // PEC Error in reception
    • [10]OVR (def=0x0) // Overrun/Underrun (slave mode)
    • [9]ARLO (def=0x0) // Arbitration lost
    • [8]BERR (def=0x0) // Bus error
    • [7]TCR (def=0x0) // Transfer Complete Reload
    • [6]TC (def=0x0) // Transfer Complete (master mode)
    • [5]STOPF (def=0x0) // Stop detection flag
    • [4]NACKF (def=0x0) // Not acknowledge received flag
    • [3]ADDR (def=0x0) // Address matched (slave mode)
    • [2]RXNE (def=0x0) // Receive data register not empty (receivers)
    • [1]TXIS (def=0x0) // Transmit interrupt status (transmitters)
    • [0]TXE (def=0x1) // Transmit data register empty (transmitters)
  • 0x4000981CICR// Interrupt clear register

    • [13]ALERTCF (def=0x0) // Alert flag clear
    • [12]TIMOUTCF (def=0x0) // Timeout detection flag clear
    • [11]PECCF (def=0x0) // PEC Error flag clear
    • [10]OVRCF (def=0x0) // Overrun/Underrun flag clear
    • [9]ARLOCF (def=0x0) // Arbitration lost flag clear
    • [8]BERRCF (def=0x0) // Bus error flag clear
    • [5]STOPCF (def=0x0) // Stop detection flag clear
    • [4]NACKCF (def=0x0) // Not Acknowledge flag clear
    • [3]ADDRCF (def=0x0) // Address Matched flag clear
  • 0x40009820PECR// PEC register

    • [0:7]PEC (def=0x0) // Packet error checking register
  • 0x40009824RXDR// Receive data register

    • [0:7]RXDATA (def=0x0) // 8-bit receive data
  • 0x40009828TXDR// Transmit data register

    • [0:7]TXDATA (def=0x0) // 8-bit transmit data
  • 0x4000982CI2C_AUTOCR// I2C Autonomous mode control register

    • [6]TCDMAEN (def=0x0) // DMA request enable on Transfer Complete event
    • [7]TCRDMAEN (def=0x0) // DMA request enable on Transfer Complete Reload event
    • [16:19]TRIGSEL (def=0x0) // Trigger selection
    • [20]TRIGPOL (def=0x0) // Trigger polarity
    • [21]TRIGEN (def=0x0) // Trigger enable
  interrupts:
  • [127] I2C5_ER // I2C5 error interrupt
  • [128] I2C5_EV // I2C5 event interrupt
• 0x50009800SEC_I2C5//

  • 0x50009800CR1// Control register 1

    • [0]PE (def=0x0) // Peripheral enable
    • [1]TXIE (def=0x0) // TX Interrupt enable
    • [2]RXIE (def=0x0) // RX Interrupt enable
    • [3]ADDRIE (def=0x0) // Address match interrupt enable (slave only)
    • [4]NACKIE (def=0x0) // Not acknowledge received interrupt enable
    • [5]STOPIE (def=0x0) // STOP detection Interrupt enable
    • [6]TCIE (def=0x0) // Transfer Complete interrupt enable
    • [7]ERRIE (def=0x0) // Error interrupts enable
    • [8:11]DNF (def=0x0) // Digital noise filter
    • [12]ANFOFF (def=0x0) // Analog noise filter OFF
    • [14]TXDMAEN (def=0x0) // DMA transmission requests enable
    • [15]RXDMAEN (def=0x0) // DMA reception requests enable
    • [16]SBC (def=0x0) // Slave byte control
    • [17]NOSTRETCH (def=0x0) // Clock stretching disable
    • [18]WUPEN (def=0x0) // Wakeup from STOP enable
    • [19]GCEN (def=0x0) // General call enable
    • [20]SMBHEN (def=0x0) // SMBus Host address enable
    • [21]SMBDEN (def=0x0) // SMBus Device Default address enable
    • [22]ALERTEN (def=0x0) // SMBUS alert enable
    • [23]PECEN (def=0x0) // PEC enable
    • [24]FMP (def=0x0) // Fast-mode Plus 20 mA drive enable
    • [30]ADDRACLR (def=0x0) // Address match flag (ADDR) automatic clear
    • [31]STOPFACLR (def=0x0) // STOP detection flag (STOPF) automatic clear
  • 0x50009804CR2// Control register 2

    • [26]PECBYTE (def=0x0) // Packet error checking byte
    • [25]AUTOEND (def=0x0) // Automatic end mode (master mode)
    • [24]RELOAD (def=0x0) // NBYTES reload mode
    • [16:23]NBYTES (def=0x0) // Number of bytes
    • [15]NACK (def=0x0) // NACK generation (slave mode)
    • [14]STOP (def=0x0) // Stop generation (master mode)
    • [13]START (def=0x0) // Start generation
    • [12]HEAD10R (def=0x0) // 10-bit address header only read direction (master receiver mode)
    • [11]ADD10 (def=0x0) // 10-bit addressing mode (master mode)
    • [10]RD_WRN (def=0x0) // Transfer direction (master mode)
    • [0:9]SADD (def=0x0) // Slave address bit (master mode)
  • 0x50009808OAR1// Own address register 1

    • [0:9]OA1 (def=0x0) // Interface address
    • [10]OA1MODE (def=0x0) // Own Address 1 10-bit mode
    • [15]OA1EN (def=0x0) // Own Address 1 enable
  • 0x5000980COAR2// Own address register 2

    • [1:7]OA2 (def=0x0) // Interface address
    • [8:10]OA2MSK (def=0x0) // Own Address 2 masks
    • [15]OA2EN (def=0x0) // Own Address 2 enable
  • 0x50009810TIMINGR// Timing register

    • [0:7]SCLL (def=0x0) // SCL low period (master mode)
    • [8:15]SCLH (def=0x0) // SCL high period (master mode)
    • [16:19]SDADEL (def=0x0) // Data hold time
    • [20:23]SCLDEL (def=0x0) // Data setup time
    • [28:31]PRESC (def=0x0) // Timing prescaler
  • 0x50009814TIMEOUTR// Status register 1

    • [0:11]TIMEOUTA (def=0x0) // Bus timeout A
    • [12]TIDLE (def=0x0) // Idle clock timeout detection
    • [15]TIMOUTEN (def=0x0) // Clock timeout enable
    • [16:27]TIMEOUTB (def=0x0) // Bus timeout B
    • [31]TEXTEN (def=0x0) // Extended clock timeout enable
  • 0x50009818ISR// Interrupt and Status register

    • [17:23]ADDCODE (def=0x0) // Address match code (Slave mode)
    • [16]DIR (def=0x0) // Transfer direction (Slave mode)
    • [15]BUSY (def=0x0) // Bus busy
    • [13]ALERT (def=0x0) // SMBus alert
    • [12]TIMEOUT (def=0x0) // Timeout or t_low detection flag
    • [11]PECERR (def=0x0) // PEC Error in reception
    • [10]OVR (def=0x0) // Overrun/Underrun (slave mode)
    • [9]ARLO (def=0x0) // Arbitration lost
    • [8]BERR (def=0x0) // Bus error
    • [7]TCR (def=0x0) // Transfer Complete Reload
    • [6]TC (def=0x0) // Transfer Complete (master mode)
    • [5]STOPF (def=0x0) // Stop detection flag
    • [4]NACKF (def=0x0) // Not acknowledge received flag
    • [3]ADDR (def=0x0) // Address matched (slave mode)
    • [2]RXNE (def=0x0) // Receive data register not empty (receivers)
    • [1]TXIS (def=0x0) // Transmit interrupt status (transmitters)
    • [0]TXE (def=0x1) // Transmit data register empty (transmitters)
  • 0x5000981CICR// Interrupt clear register

    • [13]ALERTCF (def=0x0) // Alert flag clear
    • [12]TIMOUTCF (def=0x0) // Timeout detection flag clear
    • [11]PECCF (def=0x0) // PEC Error flag clear
    • [10]OVRCF (def=0x0) // Overrun/Underrun flag clear
    • [9]ARLOCF (def=0x0) // Arbitration lost flag clear
    • [8]BERRCF (def=0x0) // Bus error flag clear
    • [5]STOPCF (def=0x0) // Stop detection flag clear
    • [4]NACKCF (def=0x0) // Not Acknowledge flag clear
    • [3]ADDRCF (def=0x0) // Address Matched flag clear
  • 0x50009820PECR// PEC register

    • [0:7]PEC (def=0x0) // Packet error checking register
  • 0x50009824RXDR// Receive data register

    • [0:7]RXDATA (def=0x0) // 8-bit receive data
  • 0x50009828TXDR// Transmit data register

    • [0:7]TXDATA (def=0x0) // 8-bit transmit data
  • 0x5000982CI2C_AUTOCR// I2C Autonomous mode control register

    • [6]TCDMAEN (def=0x0) // DMA request enable on Transfer Complete event
    • [7]TCRDMAEN (def=0x0) // DMA request enable on Transfer Complete Reload event
    • [16:19]TRIGSEL (def=0x0) // Trigger selection
    • [20]TRIGPOL (def=0x0) // Trigger polarity
    • [21]TRIGEN (def=0x0) // Trigger enable
• 0x40009C00I2C6//

  • 0x40009C00CR1// Control register 1

    • [0]PE (def=0x0) // Peripheral enable
    • [1]TXIE (def=0x0) // TX Interrupt enable
    • [2]RXIE (def=0x0) // RX Interrupt enable
    • [3]ADDRIE (def=0x0) // Address match interrupt enable (slave only)
    • [4]NACKIE (def=0x0) // Not acknowledge received interrupt enable
    • [5]STOPIE (def=0x0) // STOP detection Interrupt enable
    • [6]TCIE (def=0x0) // Transfer Complete interrupt enable
    • [7]ERRIE (def=0x0) // Error interrupts enable
    • [8:11]DNF (def=0x0) // Digital noise filter
    • [12]ANFOFF (def=0x0) // Analog noise filter OFF
    • [14]TXDMAEN (def=0x0) // DMA transmission requests enable
    • [15]RXDMAEN (def=0x0) // DMA reception requests enable
    • [16]SBC (def=0x0) // Slave byte control
    • [17]NOSTRETCH (def=0x0) // Clock stretching disable
    • [18]WUPEN (def=0x0) // Wakeup from STOP enable
    • [19]GCEN (def=0x0) // General call enable
    • [20]SMBHEN (def=0x0) // SMBus Host address enable
    • [21]SMBDEN (def=0x0) // SMBus Device Default address enable
    • [22]ALERTEN (def=0x0) // SMBUS alert enable
    • [23]PECEN (def=0x0) // PEC enable
    • [24]FMP (def=0x0) // Fast-mode Plus 20 mA drive enable
    • [30]ADDRACLR (def=0x0) // Address match flag (ADDR) automatic clear
    • [31]STOPFACLR (def=0x0) // STOP detection flag (STOPF) automatic clear
  • 0x40009C04CR2// Control register 2

    • [26]PECBYTE (def=0x0) // Packet error checking byte
    • [25]AUTOEND (def=0x0) // Automatic end mode (master mode)
    • [24]RELOAD (def=0x0) // NBYTES reload mode
    • [16:23]NBYTES (def=0x0) // Number of bytes
    • [15]NACK (def=0x0) // NACK generation (slave mode)
    • [14]STOP (def=0x0) // Stop generation (master mode)
    • [13]START (def=0x0) // Start generation
    • [12]HEAD10R (def=0x0) // 10-bit address header only read direction (master receiver mode)
    • [11]ADD10 (def=0x0) // 10-bit addressing mode (master mode)
    • [10]RD_WRN (def=0x0) // Transfer direction (master mode)
    • [0:9]SADD (def=0x0) // Slave address bit (master mode)
  • 0x40009C08OAR1// Own address register 1

    • [0:9]OA1 (def=0x0) // Interface address
    • [10]OA1MODE (def=0x0) // Own Address 1 10-bit mode
    • [15]OA1EN (def=0x0) // Own Address 1 enable
  • 0x40009C0COAR2// Own address register 2

    • [1:7]OA2 (def=0x0) // Interface address
    • [8:10]OA2MSK (def=0x0) // Own Address 2 masks
    • [15]OA2EN (def=0x0) // Own Address 2 enable
  • 0x40009C10TIMINGR// Timing register

    • [0:7]SCLL (def=0x0) // SCL low period (master mode)
    • [8:15]SCLH (def=0x0) // SCL high period (master mode)
    • [16:19]SDADEL (def=0x0) // Data hold time
    • [20:23]SCLDEL (def=0x0) // Data setup time
    • [28:31]PRESC (def=0x0) // Timing prescaler
  • 0x40009C14TIMEOUTR// Status register 1

    • [0:11]TIMEOUTA (def=0x0) // Bus timeout A
    • [12]TIDLE (def=0x0) // Idle clock timeout detection
    • [15]TIMOUTEN (def=0x0) // Clock timeout enable
    • [16:27]TIMEOUTB (def=0x0) // Bus timeout B
    • [31]TEXTEN (def=0x0) // Extended clock timeout enable
  • 0x40009C18ISR// Interrupt and Status register

    • [17:23]ADDCODE (def=0x0) // Address match code (Slave mode)
    • [16]DIR (def=0x0) // Transfer direction (Slave mode)
    • [15]BUSY (def=0x0) // Bus busy
    • [13]ALERT (def=0x0) // SMBus alert
    • [12]TIMEOUT (def=0x0) // Timeout or t_low detection flag
    • [11]PECERR (def=0x0) // PEC Error in reception
    • [10]OVR (def=0x0) // Overrun/Underrun (slave mode)
    • [9]ARLO (def=0x0) // Arbitration lost
    • [8]BERR (def=0x0) // Bus error
    • [7]TCR (def=0x0) // Transfer Complete Reload
    • [6]TC (def=0x0) // Transfer Complete (master mode)
    • [5]STOPF (def=0x0) // Stop detection flag
    • [4]NACKF (def=0x0) // Not acknowledge received flag
    • [3]ADDR (def=0x0) // Address matched (slave mode)
    • [2]RXNE (def=0x0) // Receive data register not empty (receivers)
    • [1]TXIS (def=0x0) // Transmit interrupt status (transmitters)
    • [0]TXE (def=0x1) // Transmit data register empty (transmitters)
  • 0x40009C1CICR// Interrupt clear register

    • [13]ALERTCF (def=0x0) // Alert flag clear
    • [12]TIMOUTCF (def=0x0) // Timeout detection flag clear
    • [11]PECCF (def=0x0) // PEC Error flag clear
    • [10]OVRCF (def=0x0) // Overrun/Underrun flag clear
    • [9]ARLOCF (def=0x0) // Arbitration lost flag clear
    • [8]BERRCF (def=0x0) // Bus error flag clear
    • [5]STOPCF (def=0x0) // Stop detection flag clear
    • [4]NACKCF (def=0x0) // Not Acknowledge flag clear
    • [3]ADDRCF (def=0x0) // Address Matched flag clear
  • 0x40009C20PECR// PEC register

    • [0:7]PEC (def=0x0) // Packet error checking register
  • 0x40009C24RXDR// Receive data register

    • [0:7]RXDATA (def=0x0) // 8-bit receive data
  • 0x40009C28TXDR// Transmit data register

    • [0:7]TXDATA (def=0x0) // 8-bit transmit data
  • 0x40009C2CI2C_AUTOCR// I2C Autonomous mode control register

    • [6]TCDMAEN (def=0x0) // DMA request enable on Transfer Complete event
    • [7]TCRDMAEN (def=0x0) // DMA request enable on Transfer Complete Reload event
    • [16:19]TRIGSEL (def=0x0) // Trigger selection
    • [20]TRIGPOL (def=0x0) // Trigger polarity
    • [21]TRIGEN (def=0x0) // Trigger enable
  interrupts:
  • [129] I2C6_ER // I2C6 error interrupt
  • [130] I2C6_EV // I2C6 event interrupt
• 0x50009C00SEC_I2C6//

  • 0x50009C00CR1// Control register 1

    • [0]PE (def=0x0) // Peripheral enable
    • [1]TXIE (def=0x0) // TX Interrupt enable
    • [2]RXIE (def=0x0) // RX Interrupt enable
    • [3]ADDRIE (def=0x0) // Address match interrupt enable (slave only)
    • [4]NACKIE (def=0x0) // Not acknowledge received interrupt enable
    • [5]STOPIE (def=0x0) // STOP detection Interrupt enable
    • [6]TCIE (def=0x0) // Transfer Complete interrupt enable
    • [7]ERRIE (def=0x0) // Error interrupts enable
    • [8:11]DNF (def=0x0) // Digital noise filter
    • [12]ANFOFF (def=0x0) // Analog noise filter OFF
    • [14]TXDMAEN (def=0x0) // DMA transmission requests enable
    • [15]RXDMAEN (def=0x0) // DMA reception requests enable
    • [16]SBC (def=0x0) // Slave byte control
    • [17]NOSTRETCH (def=0x0) // Clock stretching disable
    • [18]WUPEN (def=0x0) // Wakeup from STOP enable
    • [19]GCEN (def=0x0) // General call enable
    • [20]SMBHEN (def=0x0) // SMBus Host address enable
    • [21]SMBDEN (def=0x0) // SMBus Device Default address enable
    • [22]ALERTEN (def=0x0) // SMBUS alert enable
    • [23]PECEN (def=0x0) // PEC enable
    • [24]FMP (def=0x0) // Fast-mode Plus 20 mA drive enable
    • [30]ADDRACLR (def=0x0) // Address match flag (ADDR) automatic clear
    • [31]STOPFACLR (def=0x0) // STOP detection flag (STOPF) automatic clear
  • 0x50009C04CR2// Control register 2

    • [26]PECBYTE (def=0x0) // Packet error checking byte
    • [25]AUTOEND (def=0x0) // Automatic end mode (master mode)
    • [24]RELOAD (def=0x0) // NBYTES reload mode
    • [16:23]NBYTES (def=0x0) // Number of bytes
    • [15]NACK (def=0x0) // NACK generation (slave mode)
    • [14]STOP (def=0x0) // Stop generation (master mode)
    • [13]START (def=0x0) // Start generation
    • [12]HEAD10R (def=0x0) // 10-bit address header only read direction (master receiver mode)
    • [11]ADD10 (def=0x0) // 10-bit addressing mode (master mode)
    • [10]RD_WRN (def=0x0) // Transfer direction (master mode)
    • [0:9]SADD (def=0x0) // Slave address bit (master mode)
  • 0x50009C08OAR1// Own address register 1

    • [0:9]OA1 (def=0x0) // Interface address
    • [10]OA1MODE (def=0x0) // Own Address 1 10-bit mode
    • [15]OA1EN (def=0x0) // Own Address 1 enable
  • 0x50009C0COAR2// Own address register 2

    • [1:7]OA2 (def=0x0) // Interface address
    • [8:10]OA2MSK (def=0x0) // Own Address 2 masks
    • [15]OA2EN (def=0x0) // Own Address 2 enable
  • 0x50009C10TIMINGR// Timing register

    • [0:7]SCLL (def=0x0) // SCL low period (master mode)
    • [8:15]SCLH (def=0x0) // SCL high period (master mode)
    • [16:19]SDADEL (def=0x0) // Data hold time
    • [20:23]SCLDEL (def=0x0) // Data setup time
    • [28:31]PRESC (def=0x0) // Timing prescaler
  • 0x50009C14TIMEOUTR// Status register 1

    • [0:11]TIMEOUTA (def=0x0) // Bus timeout A
    • [12]TIDLE (def=0x0) // Idle clock timeout detection
    • [15]TIMOUTEN (def=0x0) // Clock timeout enable
    • [16:27]TIMEOUTB (def=0x0) // Bus timeout B
    • [31]TEXTEN (def=0x0) // Extended clock timeout enable
  • 0x50009C18ISR// Interrupt and Status register

    • [17:23]ADDCODE (def=0x0) // Address match code (Slave mode)
    • [16]DIR (def=0x0) // Transfer direction (Slave mode)
    • [15]BUSY (def=0x0) // Bus busy
    • [13]ALERT (def=0x0) // SMBus alert
    • [12]TIMEOUT (def=0x0) // Timeout or t_low detection flag
    • [11]PECERR (def=0x0) // PEC Error in reception
    • [10]OVR (def=0x0) // Overrun/Underrun (slave mode)
    • [9]ARLO (def=0x0) // Arbitration lost
    • [8]BERR (def=0x0) // Bus error
    • [7]TCR (def=0x0) // Transfer Complete Reload
    • [6]TC (def=0x0) // Transfer Complete (master mode)
    • [5]STOPF (def=0x0) // Stop detection flag
    • [4]NACKF (def=0x0) // Not acknowledge received flag
    • [3]ADDR (def=0x0) // Address matched (slave mode)
    • [2]RXNE (def=0x0) // Receive data register not empty (receivers)
    • [1]TXIS (def=0x0) // Transmit interrupt status (transmitters)
    • [0]TXE (def=0x1) // Transmit data register empty (transmitters)
  • 0x50009C1CICR// Interrupt clear register

    • [13]ALERTCF (def=0x0) // Alert flag clear
    • [12]TIMOUTCF (def=0x0) // Timeout detection flag clear
    • [11]PECCF (def=0x0) // PEC Error flag clear
    • [10]OVRCF (def=0x0) // Overrun/Underrun flag clear
    • [9]ARLOCF (def=0x0) // Arbitration lost flag clear
    • [8]BERRCF (def=0x0) // Bus error flag clear
    • [5]STOPCF (def=0x0) // Stop detection flag clear
    • [4]NACKCF (def=0x0) // Not Acknowledge flag clear
    • [3]ADDRCF (def=0x0) // Address Matched flag clear
  • 0x50009C20PECR// PEC register

    • [0:7]PEC (def=0x0) // Packet error checking register
  • 0x50009C24RXDR// Receive data register

    • [0:7]RXDATA (def=0x0) // 8-bit receive data
  • 0x50009C28TXDR// Transmit data register

    • [0:7]TXDATA (def=0x0) // 8-bit transmit data
  • 0x50009C2CI2C_AUTOCR// I2C Autonomous mode control register

    • [6]TCDMAEN (def=0x0) // DMA request enable on Transfer Complete event
    • [7]TCRDMAEN (def=0x0) // DMA request enable on Transfer Complete Reload event
    • [16:19]TRIGSEL (def=0x0) // Trigger selection
    • [20]TRIGPOL (def=0x0) // Trigger polarity
    • [21]TRIGEN (def=0x0) // Trigger enable
• 0x40030400ICache// ICache

  • 0x40030400ICACHE_CR// ICACHE control register

    • [0]EN (def=0x0) // EN
    • [1]CACHEINV (def=0x0) // CACHEINV
    • [2]WAYSEL (def=0x1) // WAYSEL
    • [16]HITMEN (def=0x0) // HITMEN
    • [17]MISSMEN (def=0x0) // MISSMEN
    • [18]HITMRST (def=0x0) // HITMRST
    • [19]MISSMRST (def=0x0) // MISSMRST
  • 0x40030404ICACHE_SR// ICACHE status register

    • [0]BUSYF (def=0x1) // BUSYF
    • [1]BSYENDF (def=0x0) // BSYENDF
    • [2]ERRF (def=0x0) // ERRF
  • 0x40030408ICACHE_IER// ICACHE interrupt enable register

    • [1]BSYENDIE (def=0x0) // BSYENDIE
    • [2]ERRIE (def=0x0) // ERRIE
  • 0x4003040CICACHE_FCR// ICACHE flag clear register

    • [1]CBSYENDF (def=0x0) // CBSYENDF
    • [2]CERRF (def=0x0) // CERRF
  • 0x40030410ICACHE_HMONR// ICACHE hit monitor register

    • [0:31]HITMON (def=0x0) // HITMON
  • 0x40030414ICACHE_MMONR// ICACHE miss monitor register

    • [0:15]MISSMON (def=0x0) // MISSMON
  • 0x40030420ICACHE_CRR0// ICACHE region configuration register

    • [0:7]BASEADDR (def=0x0) // BASEADDR
    • [9:11]RSIZE (def=0x1) // RSIZE
    • [15]REN (def=0x0) // REN
    • [16:26]REMAPADDR (def=0x0) // REMAPADDR
    • [28]MSTSEL (def=0x0) // MSTSEL
    • [31]HBURST (def=0x0) // HBURST
  • 0x40030424ICACHE_CRR1// ICACHE region configuration register

    • [0:7]BASEADDR (def=0x0) // BASEADDR
    • [9:11]RSIZE (def=0x1) // RSIZE
    • [15]REN (def=0x0) // REN
    • [16:26]REMAPADDR (def=0x0) // REMAPADDR
    • [28]MSTSEL (def=0x0) // MSTSEL
    • [31]HBURST (def=0x0) // HBURST
  • 0x40030428ICACHE_CRR2// ICACHE region configuration register

    • [0:7]BASEADDR (def=0x0) // BASEADDR
    • [9:11]RSIZE (def=0x1) // RSIZE
    • [15]REN (def=0x0) // REN
    • [16:26]REMAPADDR (def=0x0) // REMAPADDR
    • [28]MSTSEL (def=0x0) // MSTSEL
    • [31]HBURST (def=0x0) // HBURST
  • 0x4003042CICACHE_CRR3// ICACHE region configuration register

    • [0:7]BASEADDR (def=0x0) // BASEADDR
    • [9:11]RSIZE (def=0x1) // RSIZE
    • [15]REN (def=0x0) // REN
    • [16:26]REMAPADDR (def=0x0) // REMAPADDR
    • [28]MSTSEL (def=0x0) // MSTSEL
    • [31]HBURST (def=0x0) // HBURST
  interrupts:
  • [107] ICACHE // Instruction cache global interrupt
• 0x50030400SEC_ICache//

  • 0x50030400ICACHE_CR// ICACHE control register

    • [0]EN (def=0x0) // EN
    • [1]CACHEINV (def=0x0) // CACHEINV
    • [2]WAYSEL (def=0x1) // WAYSEL
    • [16]HITMEN (def=0x0) // HITMEN
    • [17]MISSMEN (def=0x0) // MISSMEN
    • [18]HITMRST (def=0x0) // HITMRST
    • [19]MISSMRST (def=0x0) // MISSMRST
  • 0x50030404ICACHE_SR// ICACHE status register

    • [0]BUSYF (def=0x1) // BUSYF
    • [1]BSYENDF (def=0x0) // BSYENDF
    • [2]ERRF (def=0x0) // ERRF
  • 0x50030408ICACHE_IER// ICACHE interrupt enable register

    • [1]BSYENDIE (def=0x0) // BSYENDIE
    • [2]ERRIE (def=0x0) // ERRIE
  • 0x5003040CICACHE_FCR// ICACHE flag clear register

    • [1]CBSYENDF (def=0x0) // CBSYENDF
    • [2]CERRF (def=0x0) // CERRF
  • 0x50030410ICACHE_HMONR// ICACHE hit monitor register

    • [0:31]HITMON (def=0x0) // HITMON
  • 0x50030414ICACHE_MMONR// ICACHE miss monitor register

    • [0:15]MISSMON (def=0x0) // MISSMON
  • 0x50030420ICACHE_CRR0// ICACHE region configuration register

    • [0:7]BASEADDR (def=0x0) // BASEADDR
    • [9:11]RSIZE (def=0x1) // RSIZE
    • [15]REN (def=0x0) // REN
    • [16:26]REMAPADDR (def=0x0) // REMAPADDR
    • [28]MSTSEL (def=0x0) // MSTSEL
    • [31]HBURST (def=0x0) // HBURST
  • 0x50030424ICACHE_CRR1// ICACHE region configuration register

    • [0:7]BASEADDR (def=0x0) // BASEADDR
    • [9:11]RSIZE (def=0x1) // RSIZE
    • [15]REN (def=0x0) // REN
    • [16:26]REMAPADDR (def=0x0) // REMAPADDR
    • [28]MSTSEL (def=0x0) // MSTSEL
    • [31]HBURST (def=0x0) // HBURST
  • 0x50030428ICACHE_CRR2// ICACHE region configuration register

    • [0:7]BASEADDR (def=0x0) // BASEADDR
    • [9:11]RSIZE (def=0x1) // RSIZE
    • [15]REN (def=0x0) // REN
    • [16:26]REMAPADDR (def=0x0) // REMAPADDR
    • [28]MSTSEL (def=0x0) // MSTSEL
    • [31]HBURST (def=0x0) // HBURST
  • 0x5003042CICACHE_CRR3// ICACHE region configuration register

    • [0:7]BASEADDR (def=0x0) // BASEADDR
    • [9:11]RSIZE (def=0x1) // RSIZE
    • [15]REN (def=0x0) // REN
    • [16:26]REMAPADDR (def=0x0) // REMAPADDR
    • [28]MSTSEL (def=0x0) // MSTSEL
    • [31]HBURST (def=0x0) // HBURST
• 0x40003000IWDG// Independent watchdog

  • 0x40003000KR// Key register

    • [0:15]KEY (def=0x0) // Key value (write only, read 0x0000)
  • 0x40003004PR// Prescaler register

    • [0:3]PR (def=0x0) // Prescaler divider
  • 0x40003008RLR// Reload register

    • [0:11]RL (def=0xFFF) // Watchdog counter reload value
  • 0x4000300CSR// Status register

    • [14]EWIF (def=0x0) // Watchdog Early interrupt flag
    • [3]EWU (def=0x0) // Watchdog interrupt comparator value update
    • [2]WVU (def=0x0) // Watchdog counter window value update
    • [1]RVU (def=0x0) // Watchdog counter reload value update
    • [0]PVU (def=0x0) // Watchdog prescaler value update
  • 0x40003010WINR// Window register

    • [0:11]WIN (def=0xFFF) // Watchdog counter window value
  • 0x40003014EWCR// IWDG early wakeup interrupt register

    • [0:11]EWIT (def=0x0) // Watchdog counter window value
    • [14]EWIC (def=0x0) // Watchdog early interrupt acknowledge
    • [15]EWIE (def=0x0) // Watchdog early interrupt enable
  interrupts:
  • [27] IWDG // Independent watchdog interrupt
• 0x50003000SEC_IWDG//

  • 0x50003000KR// Key register

    • [0:15]KEY (def=0x0) // Key value (write only, read 0x0000)
  • 0x50003004PR// Prescaler register

    • [0:3]PR (def=0x0) // Prescaler divider
  • 0x50003008RLR// Reload register

    • [0:11]RL (def=0xFFF) // Watchdog counter reload value
  • 0x5000300CSR// Status register

    • [14]EWIF (def=0x0) // Watchdog Early interrupt flag
    • [3]EWU (def=0x0) // Watchdog interrupt comparator value update
    • [2]WVU (def=0x0) // Watchdog counter window value update
    • [1]RVU (def=0x0) // Watchdog counter reload value update
    • [0]PVU (def=0x0) // Watchdog prescaler value update
  • 0x50003010WINR// Window register

    • [0:11]WIN (def=0xFFF) // Watchdog counter window value
  • 0x50003014EWCR// IWDG early wakeup interrupt register

    • [0:11]EWIT (def=0x0) // Watchdog counter window value
    • [14]EWIC (def=0x0) // Watchdog early interrupt acknowledge
    • [15]EWIE (def=0x0) // Watchdog early interrupt enable
• 0x46025000LPDMA1// LPDMA1

  • 0x46025000LPDMA_SECCFGR// LPDMA secure configuration register

    • [0]SEC0 (def=0x0) // SEC0
    • [1]SEC1 (def=0x0) // SEC1
    • [2]SEC2 (def=0x0) // SEC2
    • [3]SEC3 (def=0x0) // SEC3
  • 0x46025004LPDMA_PRIVCFGR// LPDMA privileged configuration register

    • [0]PRIV0 (def=0x0) // PRIV0
    • [1]PRIV1 (def=0x0) // PRIV1
    • [2]PRIV2 (def=0x0) // PRIV2
    • [3]PRIV3 (def=0x0) // PRIV3
  • 0x4602500CMISR// LPDMA non-secure masked interrupt status register

    • [0]MIS0 (def=0x0) // MIS0
    • [1]MIS1 (def=0x0) // MIS1
    • [2]MIS2 (def=0x0) // MIS2
    • [3]MIS3 (def=0x0) // MIS3
  • 0x46025010SMISR// LPDMA secure masked interrupt status register

    • [0]MIS0 (def=0x0) // MIS0
    • [1]MIS1 (def=0x0) // MIS1
    • [2]MIS2 (def=0x0) // MIS2
    • [3]MIS3 (def=0x0) // MIS3
  • 0x46025050LPDMA_C0LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x4602505CLPDMA_C0FCR// LPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
  • 0x46025060LPDMA_C0SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
  • 0x46025064LPDMA_C0CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x46025090LPDMA_C0TR1// LPDMA channel x transfer register 1

    • [0:1]SDW_LOG2 (def=0x0) // binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)-
    • [3]SINC (def=0x0) // source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, poi
    • [11:12]PAM (def=0x0) // PAM
    • [15]SSEC (def=0x0) // security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can on
    • [16:17]DDW_LOG2 (def=0x0) // binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 byt
    • [19]DINC (def=0x0) // destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination ad
    • [31]DSEC (def=0x0) // security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can
  • 0x46025094LPDMA_C0TR2// LPDMA channel x transfer register 2

    • [0:4]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. LPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When LPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel
    • [16:20]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x46025098LPDMA_C0BR1// LPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x4602509CLPDMA_C0SAR// LPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x460250A0LPDMA_C0DAR// LPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x460250CCLPDMA_C0LLR// LPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update LPDMA_CxLLR from memory This bit controls the update of the LPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update LPDMA_CxDAR from memory This bit controls the update of the LPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update LPDMA_CxSAR from memory This bit controls the update of the LPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update LPDMA_CxBR1 from memory This bit controls the update of the LPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update LPDMA_CxTR2 from memory This bit controls the update of the LPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update LPDMA_CxTR1 from memory This bit controls the update of the LPDMA_CxTR1 register from the me
  • 0x460250D0LPDMA_C1LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x460250DCLPDMA_C1FCR// LPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
  • 0x460250E0LPDMA_C1SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
  • 0x460250E4LPDMA_C1CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x46025110LPDMA_C1TR1// LPDMA channel x transfer register 1

    • [0:1]SDW_LOG2 (def=0x0) // binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)-
    • [3]SINC (def=0x0) // source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, poi
    • [11:12]PAM (def=0x0) // PAM
    • [15]SSEC (def=0x0) // security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can on
    • [16:17]DDW_LOG2 (def=0x0) // binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 byt
    • [19]DINC (def=0x0) // destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination ad
    • [31]DSEC (def=0x0) // security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can
  • 0x46025114LPDMA_C1TR2// LPDMA channel x transfer register 2

    • [0:4]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. LPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When LPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode
    • [16:20]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x46025118LPDMA_C1BR1// LPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x4602511CLPDMA_C1SAR// LPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x46025120LPDMA_C1DAR// LPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x4602514CLPDMA_C1LLR// LPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update LPDMA_CxLLR from memory This bit controls the update of the LPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update LPDMA_CxDAR from memory This bit controls the update of the LPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update LPDMA_CxSAR from memory This bit controls the update of the LPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update LPDMA_CxBR1 from memory This bit controls the update of the LPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update LPDMA_CxTR2 from memory This bit controls the update of the LPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update LPDMA_CxTR1 from memory This bit controls the update of the LPDMA_CxTR1 register from the me
  • 0x46025150LPDMA_C2LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x4602515CLPDMA_C2FCR// LPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
  • 0x46025160LPDMA_C2SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
  • 0x46025164LPDMA_C2CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x46025190LPDMA_C2TR1// LPDMA channel x transfer register 1

    • [0:1]SDW_LOG2 (def=0x0) // binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)-
    • [3]SINC (def=0x0) // source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, poi
    • [11:12]PAM (def=0x0) // PAM
    • [15]SSEC (def=0x0) // security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can on
    • [16:17]DDW_LOG2 (def=0x0) // binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 byt
    • [19]DINC (def=0x0) // destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination ad
    • [31]DSEC (def=0x0) // security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can
  • 0x46025194LPDMA_C2TR2// LPDMA channel x transfer register 2

    • [0:4]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. LPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When LPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode
    • [16:20]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x46025198LPDMA_C2BR1// LPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x4602519CLPDMA_C2SAR// LPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x460251A0LPDMA_C2DAR// LPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x460251CCLPDMA_C2LLR// LPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update LPDMA_CxLLR from memory This bit controls the update of the LPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update LPDMA_CxDAR from memory This bit controls the update of the LPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update LPDMA_CxSAR from memory This bit controls the update of the LPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update LPDMA_CxBR1 from memory This bit controls the update of the LPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update LPDMA_CxTR2 from memory This bit controls the update of the LPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update LPDMA_CxTR1 from memory This bit controls the update of the LPDMA_CxTR1 register from the me
  • 0x460251D0LPDMA_C3LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x460251DCLPDMA_C3FCR// LPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
  • 0x460251E0LPDMA_C3SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
  • 0x460251E4LPDMA_C3CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x46025210LPDMA_C3TR1// LPDMA channel x transfer register 1

    • [0:1]SDW_LOG2 (def=0x0) // binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)-
    • [3]SINC (def=0x0) // source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, poi
    • [11:12]PAM (def=0x0) // PAM
    • [15]SSEC (def=0x0) // security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can on
    • [16:17]DDW_LOG2 (def=0x0) // binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 byt
    • [19]DINC (def=0x0) // destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination ad
    • [31]DSEC (def=0x0) // security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can
  • 0x46025214LPDMA_C3TR2// LPDMA channel x transfer register 2

    • [0:4]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. LPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When LPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode
    • [16:20]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x46025218LPDMA_C3BR1// LPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x4602521CLPDMA_C3SAR// LPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x46025220LPDMA_C3DAR// LPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x4602524CLPDMA_C3LLR// LPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update LPDMA_CxLLR from memory This bit controls the update of the LPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update LPDMA_CxDAR from memory This bit controls the update of the LPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update LPDMA_CxSAR from memory This bit controls the update of the LPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update LPDMA_CxBR1 from memory This bit controls the update of the LPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update LPDMA_CxTR2 from memory This bit controls the update of the LPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update LPDMA_CxTR1 from memory This bit controls the update of the LPDMA_CxTR1 register from the me
  interrupts:
  • [114] LPDMA1_CH0 // LPDMA1 SmartRun channel 0 global interrupt
  • [115] LPDMA1_CH1 // LPDMA1 SmartRun channel 1 global interrupt
  • [116] LPDMA1_CH2 // LPDMA1 SmartRun channel 2 global interrupt
  • [117] LPDMA1_CH3 // LPDMA1 SmartRun channel 3 global interrupt
• 0x56025000SEC_LPDMA1//

  • 0x56025000LPDMA_SECCFGR// LPDMA secure configuration register

    • [0]SEC0 (def=0x0) // SEC0
    • [1]SEC1 (def=0x0) // SEC1
    • [2]SEC2 (def=0x0) // SEC2
    • [3]SEC3 (def=0x0) // SEC3
  • 0x56025004LPDMA_PRIVCFGR// LPDMA privileged configuration register

    • [0]PRIV0 (def=0x0) // PRIV0
    • [1]PRIV1 (def=0x0) // PRIV1
    • [2]PRIV2 (def=0x0) // PRIV2
    • [3]PRIV3 (def=0x0) // PRIV3
  • 0x5602500CMISR// LPDMA non-secure masked interrupt status register

    • [0]MIS0 (def=0x0) // MIS0
    • [1]MIS1 (def=0x0) // MIS1
    • [2]MIS2 (def=0x0) // MIS2
    • [3]MIS3 (def=0x0) // MIS3
  • 0x56025010SMISR// LPDMA secure masked interrupt status register

    • [0]MIS0 (def=0x0) // MIS0
    • [1]MIS1 (def=0x0) // MIS1
    • [2]MIS2 (def=0x0) // MIS2
    • [3]MIS3 (def=0x0) // MIS3
  • 0x56025050LPDMA_C0LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x5602505CLPDMA_C0FCR// LPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
  • 0x56025060LPDMA_C0SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
  • 0x56025064LPDMA_C0CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x56025090LPDMA_C0TR1// LPDMA channel x transfer register 1

    • [0:1]SDW_LOG2 (def=0x0) // binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)-
    • [3]SINC (def=0x0) // source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, poi
    • [11:12]PAM (def=0x0) // PAM
    • [15]SSEC (def=0x0) // security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can on
    • [16:17]DDW_LOG2 (def=0x0) // binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 byt
    • [19]DINC (def=0x0) // destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination ad
    • [31]DSEC (def=0x0) // security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can
  • 0x56025094LPDMA_C0TR2// LPDMA channel x transfer register 2

    • [0:4]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. LPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When LPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel
    • [16:20]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x56025098LPDMA_C0BR1// LPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x5602509CLPDMA_C0SAR// LPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x560250A0LPDMA_C0DAR// LPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x560250CCLPDMA_C0LLR// LPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update LPDMA_CxLLR from memory This bit controls the update of the LPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update LPDMA_CxDAR from memory This bit controls the update of the LPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update LPDMA_CxSAR from memory This bit controls the update of the LPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update LPDMA_CxBR1 from memory This bit controls the update of the LPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update LPDMA_CxTR2 from memory This bit controls the update of the LPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update LPDMA_CxTR1 from memory This bit controls the update of the LPDMA_CxTR1 register from the me
  • 0x560250D0LPDMA_C1LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x560250DCLPDMA_C1FCR// LPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
  • 0x560250E0LPDMA_C1SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
  • 0x560250E4LPDMA_C1CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x56025110LPDMA_C1TR1// LPDMA channel x transfer register 1

    • [0:1]SDW_LOG2 (def=0x0) // binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)-
    • [3]SINC (def=0x0) // source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, poi
    • [11:12]PAM (def=0x0) // PAM
    • [15]SSEC (def=0x0) // security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can on
    • [16:17]DDW_LOG2 (def=0x0) // binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 byt
    • [19]DINC (def=0x0) // destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination ad
    • [31]DSEC (def=0x0) // security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can
  • 0x56025114LPDMA_C1TR2// LPDMA channel x transfer register 2

    • [0:4]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. LPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When LPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode
    • [16:20]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x56025118LPDMA_C1BR1// LPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x5602511CLPDMA_C1SAR// LPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x56025120LPDMA_C1DAR// LPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x5602514CLPDMA_C1LLR// LPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update LPDMA_CxLLR from memory This bit controls the update of the LPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update LPDMA_CxDAR from memory This bit controls the update of the LPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update LPDMA_CxSAR from memory This bit controls the update of the LPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update LPDMA_CxBR1 from memory This bit controls the update of the LPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update LPDMA_CxTR2 from memory This bit controls the update of the LPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update LPDMA_CxTR1 from memory This bit controls the update of the LPDMA_CxTR1 register from the me
  • 0x56025150LPDMA_C2LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x5602515CLPDMA_C2FCR// LPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
  • 0x56025160LPDMA_C2SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
  • 0x56025164LPDMA_C2CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x56025190LPDMA_C2TR1// LPDMA channel x transfer register 1

    • [0:1]SDW_LOG2 (def=0x0) // binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)-
    • [3]SINC (def=0x0) // source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, poi
    • [11:12]PAM (def=0x0) // PAM
    • [15]SSEC (def=0x0) // security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can on
    • [16:17]DDW_LOG2 (def=0x0) // binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 byt
    • [19]DINC (def=0x0) // destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination ad
    • [31]DSEC (def=0x0) // security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can
  • 0x56025194LPDMA_C2TR2// LPDMA channel x transfer register 2

    • [0:4]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. LPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When LPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode
    • [16:20]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x56025198LPDMA_C2BR1// LPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x5602519CLPDMA_C2SAR// LPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x560251A0LPDMA_C2DAR// LPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x560251CCLPDMA_C2LLR// LPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update LPDMA_CxLLR from memory This bit controls the update of the LPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update LPDMA_CxDAR from memory This bit controls the update of the LPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update LPDMA_CxSAR from memory This bit controls the update of the LPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update LPDMA_CxBR1 from memory This bit controls the update of the LPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update LPDMA_CxTR2 from memory This bit controls the update of the LPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update LPDMA_CxTR1 from memory This bit controls the update of the LPDMA_CxTR1 register from the me
  • 0x560251D0LPDMA_C3LBAR// channel x linked-list base address register

    • [16:31]LBA (def=0x0) // linked-list base address of DMA channel x
  • 0x560251DCLPDMA_C3FCR// LPDMA channel x flag clear register

    • [8]TCF (def=0x0) // transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag
    • [9]HTF (def=0x0) // half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag
    • [10]DTEF (def=0x0) // data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag
    • [11]ULEF (def=0x0) // update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag
    • [12]USEF (def=0x0) // user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag
    • [13]SUSPF (def=0x0) // completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag
  • 0x560251E0LPDMA_C3SR// channel x status register

    • [0]IDLEF (def=0x1) // idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is
    • [8]TCF (def=0x0) // transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A tr
    • [9]HTF (def=0x0) // half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfe
    • [10]DTEF (def=0x0) // data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred o
    • [11]ULEF (def=0x0) // update link transfer error flag - 0: no update link transfer error event - 1: a master bus error ev
    • [12]USEF (def=0x0) // user setting error flag - 0: no user setting error event - 1: a user setting error event occurred
    • [13]SUSPF (def=0x0) // completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occu
  • 0x560251E4LPDMA_C3CR// channel x control register

    • [0]EN (def=0x0) // enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enable
    • [1]RESET (def=0x0) // reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Wri
    • [2]SUSP (def=0x0) // suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read:
    • [8]TCIE (def=0x0) // transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [9]HTIE (def=0x0) // half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [10]DTEIE (def=0x0) // data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [11]ULEIE (def=0x0) // update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [12]USEIE (def=0x0) // user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [13]SUSPIE (def=0x0) // completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled
    • [16]LSM (def=0x0) // Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any)
    • [22:23]PRIO (def=0x0) // priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: lo
  • 0x56025210LPDMA_C3TR1// LPDMA channel x transfer register 1

    • [0:1]SDW_LOG2 (def=0x0) // binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)-
    • [3]SINC (def=0x0) // source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, poi
    • [11:12]PAM (def=0x0) // PAM
    • [15]SSEC (def=0x0) // security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can on
    • [16:17]DDW_LOG2 (def=0x0) // binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 byt
    • [19]DINC (def=0x0) // destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination ad
    • [31]DSEC (def=0x0) // security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can
  • 0x56025214LPDMA_C3TR2// LPDMA channel x transfer register 2

    • [0:4]REQSEL (def=0x0) // DMA hardware request selection If the channel x is activated (i.e. LPDMA_CxCR.EN is asserted) with
    • [9]SWREQ (def=0x0) // Software request When LPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0:
    • [11]BREQ (def=0x0) // BREQ
    • [14:15]TRIGM (def=0x0) // Trigger mode
    • [16:20]TRIGSEL (def=0x0) // Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA tran
    • [24:25]TRIGPOL (def=0x0) // Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[
    • [30:31]TCEM (def=0x0) // Transfer complete event mode Defines the transfer granularity for the transfer complete (and half t
  • 0x56025218LPDMA_C3BR1// LPDMA channel x block register 1

    • [0:15]BNDT (def=0x0) // block number of data bytes to transfer from the source
  • 0x5602521CLPDMA_C3SAR// LPDMA channel x source address register

    • [0:31]SA (def=0x0) // source address
  • 0x56025220LPDMA_C3DAR// LPDMA channel x destination address register

    • [0:31]DA (def=0x0) // destination address
  • 0x5602524CLPDMA_C3LLR// LPDMA channel x linked-list address register

    • [2:15]LA (def=0x0) // pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=
    • [16]ULL (def=0x0) // Update LPDMA_CxLLR from memory This bit controls the update of the LPDMA_CxLLR register from the me
    • [27]UDA (def=0x0) // Update LPDMA_CxDAR from memory This bit controls the update of the LPDMA_CxDAR register from the me
    • [28]USA (def=0x0) // Update LPDMA_CxSAR from memory This bit controls the update of the LPDMA_CxSAR register from the me
    • [29]UB1 (def=0x0) // Update LPDMA_CxBR1 from memory This bit controls the update of the LPDMA_CxBR1 register from the me
    • [30]UT2 (def=0x0) // Update LPDMA_CxTR2 from memory This bit controls the update of the LPDMA_CxTR2 register from the me
    • [31]UT1 (def=0x0) // Update LPDMA_CxTR1 from memory This bit controls the update of the LPDMA_CxTR1 register from the me
• 0x46020000LPGPIO1// LPGPIO1

  • 0x46020000LPGPIO_MODER// LPGPIO port mode register

    • [15]MODE15 (def=0x0) // MODE15
    • [14]MODE14 (def=0x0) // MODE14
    • [13]MODE13 (def=0x0) // MODE13
    • [12]MODE12 (def=0x0) // MODE12
    • [11]MODE11 (def=0x0) // MODE11
    • [10]MODE10 (def=0x0) // MODE10
    • [9]MODE9 (def=0x0) // MODE9
    • [8]MODE8 (def=0x0) // MODE8
    • [7]MODE7 (def=0x0) // MODE7
    • [6]MODE6 (def=0x0) // MODE6
    • [5]MODE5 (def=0x0) // MODE5
    • [4]MODE4 (def=0x0) // MODE4
    • [3]MODE3 (def=0x0) // MODE3
    • [2]MODE2 (def=0x0) // MODE2
    • [1]MODE1 (def=0x0) // MODE1
    • [0]MODE0 (def=0x0) // MODE0
  • 0x46020010LPGPIO_IDR// LPGPIO port input data register

    • [15]ID15 (def=0x0) // ID15
    • [14]ID14 (def=0x0) // ID14
    • [13]ID13 (def=0x0) // ID13
    • [12]ID12 (def=0x0) // ID12
    • [11]ID11 (def=0x0) // ID11
    • [10]ID10 (def=0x0) // ID10
    • [9]ID9 (def=0x0) // ID9
    • [8]ID8 (def=0x0) // ID8
    • [7]ID7 (def=0x0) // ID7
    • [6]ID6 (def=0x0) // ID6
    • [5]ID5 (def=0x0) // ID5
    • [4]ID4 (def=0x0) // ID4
    • [3]ID3 (def=0x0) // ID3
    • [2]ID2 (def=0x0) // ID2
    • [1]ID1 (def=0x0) // ID1
    • [0]ID0 (def=0x0) // ID0
  • 0x46020014LPGPIO_ODR// LPGPIO port output data register

    • [15]OD15 (def=0x0) // OD15
    • [14]OD14 (def=0x0) // OD14
    • [13]OD13 (def=0x0) // OD13
    • [12]OD12 (def=0x0) // OD12
    • [11]OD11 (def=0x0) // OD11
    • [10]OD10 (def=0x0) // OD10
    • [9]OD9 (def=0x0) // OD9
    • [8]OD8 (def=0x0) // OD8
    • [7]OD7 (def=0x0) // OD7
    • [6]OD6 (def=0x0) // OD6
    • [5]OD5 (def=0x0) // OD5
    • [4]OD4 (def=0x0) // OD4
    • [3]OD3 (def=0x0) // OD3
    • [2]OD2 (def=0x0) // OD2
    • [1]OD1 (def=0x0) // OD1
    • [0]OD0 (def=0x0) // OD0
  • 0x46020018LPGPIO_BSRR// LPGPIO port bit set/reset register

    • [31]BR15 (def=0x0) // BR15
    • [30]BR14 (def=0x0) // BR14
    • [29]BR13 (def=0x0) // BR13
    • [28]BR12 (def=0x0) // BR12
    • [27]BR11 (def=0x0) // BR11
    • [26]BR10 (def=0x0) // BR10
    • [25]BR9 (def=0x0) // BR9
    • [24]BR8 (def=0x0) // BR8
    • [23]BR7 (def=0x0) // BR7
    • [22]BR6 (def=0x0) // BR6
    • [21]BR5 (def=0x0) // BR5
    • [20]BR4 (def=0x0) // BR4
    • [19]BR3 (def=0x0) // BR3
    • [18]BR2 (def=0x0) // BR2
    • [17]BR1 (def=0x0) // BR1
    • [16]BR0 (def=0x0) // BR0
    • [15]BS15 (def=0x0) // BS15
    • [14]BS14 (def=0x0) // BS14
    • [13]BS13 (def=0x0) // BS13
    • [12]BS12 (def=0x0) // BS12
    • [11]BS11 (def=0x0) // BS11
    • [10]BS10 (def=0x0) // BS10
    • [9]BS9 (def=0x0) // BS9
    • [8]BS8 (def=0x0) // BS8
    • [7]BS7 (def=0x0) // BS7
    • [6]BS6 (def=0x0) // BS6
    • [5]BS5 (def=0x0) // BS5
    • [4]BS4 (def=0x0) // BS4
    • [3]BS3 (def=0x0) // BS3
    • [2]BS2 (def=0x0) // BS2
    • [1]BS1 (def=0x0) // BS1
    • [0]BS0 (def=0x0) // BS0
  • 0x46020028LPGPIO_BRR// LPGPIO port bit reset register

    • [15]BR15 (def=0x0) // BR15
    • [14]BR14 (def=0x0) // BR14
    • [13]BR13 (def=0x0) // BR13
    • [12]BR12 (def=0x0) // BR12
    • [11]BR11 (def=0x0) // BR11
    • [10]BR10 (def=0x0) // BR10
    • [9]BR9 (def=0x0) // BR9
    • [8]BR8 (def=0x0) // BR8
    • [7]BR7 (def=0x0) // BR7
    • [6]BR6 (def=0x0) // BR6
    • [5]BR5 (def=0x0) // BR5
    • [4]BR4 (def=0x0) // BR4
    • [3]BR3 (def=0x0) // BR3
    • [2]BR2 (def=0x0) // BR2
    • [1]BR1 (def=0x0) // BR1
    • [0]BR0 (def=0x0) // BR0
• 0x56020000SEC_LPGPIO1//

  • 0x56020000LPGPIO_MODER// LPGPIO port mode register

    • [15]MODE15 (def=0x0) // MODE15
    • [14]MODE14 (def=0x0) // MODE14
    • [13]MODE13 (def=0x0) // MODE13
    • [12]MODE12 (def=0x0) // MODE12
    • [11]MODE11 (def=0x0) // MODE11
    • [10]MODE10 (def=0x0) // MODE10
    • [9]MODE9 (def=0x0) // MODE9
    • [8]MODE8 (def=0x0) // MODE8
    • [7]MODE7 (def=0x0) // MODE7
    • [6]MODE6 (def=0x0) // MODE6
    • [5]MODE5 (def=0x0) // MODE5
    • [4]MODE4 (def=0x0) // MODE4
    • [3]MODE3 (def=0x0) // MODE3
    • [2]MODE2 (def=0x0) // MODE2
    • [1]MODE1 (def=0x0) // MODE1
    • [0]MODE0 (def=0x0) // MODE0
  • 0x56020010LPGPIO_IDR// LPGPIO port input data register

    • [15]ID15 (def=0x0) // ID15
    • [14]ID14 (def=0x0) // ID14
    • [13]ID13 (def=0x0) // ID13
    • [12]ID12 (def=0x0) // ID12
    • [11]ID11 (def=0x0) // ID11
    • [10]ID10 (def=0x0) // ID10
    • [9]ID9 (def=0x0) // ID9
    • [8]ID8 (def=0x0) // ID8
    • [7]ID7 (def=0x0) // ID7
    • [6]ID6 (def=0x0) // ID6
    • [5]ID5 (def=0x0) // ID5
    • [4]ID4 (def=0x0) // ID4
    • [3]ID3 (def=0x0) // ID3
    • [2]ID2 (def=0x0) // ID2
    • [1]ID1 (def=0x0) // ID1
    • [0]ID0 (def=0x0) // ID0
  • 0x56020014LPGPIO_ODR// LPGPIO port output data register

    • [15]OD15 (def=0x0) // OD15
    • [14]OD14 (def=0x0) // OD14
    • [13]OD13 (def=0x0) // OD13
    • [12]OD12 (def=0x0) // OD12
    • [11]OD11 (def=0x0) // OD11
    • [10]OD10 (def=0x0) // OD10
    • [9]OD9 (def=0x0) // OD9
    • [8]OD8 (def=0x0) // OD8
    • [7]OD7 (def=0x0) // OD7
    • [6]OD6 (def=0x0) // OD6
    • [5]OD5 (def=0x0) // OD5
    • [4]OD4 (def=0x0) // OD4
    • [3]OD3 (def=0x0) // OD3
    • [2]OD2 (def=0x0) // OD2
    • [1]OD1 (def=0x0) // OD1
    • [0]OD0 (def=0x0) // OD0
  • 0x56020018LPGPIO_BSRR// LPGPIO port bit set/reset register

    • [31]BR15 (def=0x0) // BR15
    • [30]BR14 (def=0x0) // BR14
    • [29]BR13 (def=0x0) // BR13
    • [28]BR12 (def=0x0) // BR12
    • [27]BR11 (def=0x0) // BR11
    • [26]BR10 (def=0x0) // BR10
    • [25]BR9 (def=0x0) // BR9
    • [24]BR8 (def=0x0) // BR8
    • [23]BR7 (def=0x0) // BR7
    • [22]BR6 (def=0x0) // BR6
    • [21]BR5 (def=0x0) // BR5
    • [20]BR4 (def=0x0) // BR4
    • [19]BR3 (def=0x0) // BR3
    • [18]BR2 (def=0x0) // BR2
    • [17]BR1 (def=0x0) // BR1
    • [16]BR0 (def=0x0) // BR0
    • [15]BS15 (def=0x0) // BS15
    • [14]BS14 (def=0x0) // BS14
    • [13]BS13 (def=0x0) // BS13
    • [12]BS12 (def=0x0) // BS12
    • [11]BS11 (def=0x0) // BS11
    • [10]BS10 (def=0x0) // BS10
    • [9]BS9 (def=0x0) // BS9
    • [8]BS8 (def=0x0) // BS8
    • [7]BS7 (def=0x0) // BS7
    • [6]BS6 (def=0x0) // BS6
    • [5]BS5 (def=0x0) // BS5
    • [4]BS4 (def=0x0) // BS4
    • [3]BS3 (def=0x0) // BS3
    • [2]BS2 (def=0x0) // BS2
    • [1]BS1 (def=0x0) // BS1
    • [0]BS0 (def=0x0) // BS0
  • 0x56020028LPGPIO_BRR// LPGPIO port bit reset register

    • [15]BR15 (def=0x0) // BR15
    • [14]BR14 (def=0x0) // BR14
    • [13]BR13 (def=0x0) // BR13
    • [12]BR12 (def=0x0) // BR12
    • [11]BR11 (def=0x0) // BR11
    • [10]BR10 (def=0x0) // BR10
    • [9]BR9 (def=0x0) // BR9
    • [8]BR8 (def=0x0) // BR8
    • [7]BR7 (def=0x0) // BR7
    • [6]BR6 (def=0x0) // BR6
    • [5]BR5 (def=0x0) // BR5
    • [4]BR4 (def=0x0) // BR4
    • [3]BR3 (def=0x0) // BR3
    • [2]BR2 (def=0x0) // BR2
    • [1]BR1 (def=0x0) // BR1
    • [0]BR0 (def=0x0) // BR0
• 0x46004400LPTIM1// Low power timer

  • 0x46004400ISR_output// Interrupt and Status Register (output mode)

    • [24]DIEROK (def=0x0) // Interrupt enable register update OK
    • [19]CMP2OK (def=0x0) // Compare register 2 update OK
    • [9]CC2IF (def=0x0) // Compare 2 interrupt flag
    • [8]REPOK (def=0x0) // Repetition register update Ok
    • [7]UE (def=0x0) // LPTIM update event occurred
    • [6]DOWN (def=0x0) // Counter direction change up to down
    • [5]UP (def=0x0) // Counter direction change down to up
    • [4]ARROK (def=0x0) // Autoreload register update OK
    • [3]CMP1OK (def=0x0) // Compare register 1 update OK
    • [2]EXTTRIG (def=0x0) // External trigger edge event
    • [1]ARRM (def=0x0) // Autoreload match
    • [0]CC1IF (def=0x0) // Compare 1 interrupt flag
  • 0x46004400ISR_input// Interrupt and Status Register (intput mode)

    • [24]DIEROK (def=0x0) // Interrupt enable register update OK
    • [13]CC2OF (def=0x0) // Capture 2 over-capture flag
    • [12]CC1OF (def=0x0) // Capture 1 over-capture flag
    • [9]CC2IF (def=0x0) // Capture 2 interrupt flag
    • [8]REPOK (def=0x0) // Repetition register update Ok
    • [7]UE (def=0x0) // LPTIM update event occurred
    • [6]DOWN (def=0x0) // Counter direction change up to down
    • [5]UP (def=0x0) // Counter direction change down to up
    • [4]ARROK (def=0x0) // Autoreload register update OK
    • [2]EXTTRIG (def=0x0) // External trigger edge event
    • [1]ARRM (def=0x0) // Autoreload match
    • [0]CC1IF (def=0x0) // Compare 1 interrupt flag
  • 0x46004404ICR_output// Interrupt Clear Register (output mode)

    • [24]DIEROKCF (def=0x0) // Interrupt enable register update OK clear flag
    • [19]CMP2OKCF (def=0x0) // Compare register 2 update OK clear flag
    • [9]CC2CF (def=0x0) // Capture/compare 2 clear flag
    • [8]REPOKCF (def=0x0) // Repetition register update OK clear flag
    • [7]UECF (def=0x0) // Update event clear flag
    • [6]DOWNCF (def=0x0) // Direction change to down Clear Flag
    • [5]UPCF (def=0x0) // Direction change to UP Clear Flag
    • [4]ARROKCF (def=0x0) // Autoreload register update OK Clear Flag
    • [3]CMP1OKCF (def=0x0) // Compare register 1 update OK Clear Flag
    • [2]EXTTRIGCF (def=0x0) // External trigger valid edge Clear Flag
    • [1]ARRMCF (def=0x0) // Autoreload match Clear Flag
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x46004404ICR_input// Interrupt Clear Register (intput mode)

    • [24]DIEROKCF (def=0x0) // Interrupt enable register update OK clear flag
    • [13]CC2OCF (def=0x0) // Capture/compare 2 over-capture clear flag
    • [12]CC1OCF (def=0x0) // Capture/compare 1 over-capture clear flag
    • [9]CC2CF (def=0x0) // Capture/compare 2 clear flag
    • [8]REPOKCF (def=0x0) // Repetition register update OK clear flag
    • [7]UECF (def=0x0) // Update event clear flag
    • [6]DOWNCF (def=0x0) // Direction change to down Clear Flag
    • [5]UPCF (def=0x0) // Direction change to UP Clear Flag
    • [4]ARROKCF (def=0x0) // Autoreload register update OK Clear Flag
    • [2]EXTTRIGCF (def=0x0) // External trigger valid edge Clear Flag
    • [1]ARRMCF (def=0x0) // Autoreload match Clear Flag
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x46004408DIER_output// LPTIM interrupt Enable Register (output mode)

    • [23]UEDE (def=0x0) // Update event DMA request enable
    • [19]CMP2OKIE (def=0x0) // Compare register 2 update OK interrupt enable
    • [9]CC2IE (def=0x0) // Capture/compare 2 interrupt enable
    • [8]REPOKIE (def=0x0) // REPOKIE
    • [7]UEIE (def=0x0) // Update event interrupt enable
    • [6]DOWNIE (def=0x0) // Direction change to down Interrupt Enable
    • [5]UPIE (def=0x0) // Direction change to UP Interrupt Enable
    • [4]ARROKIE (def=0x0) // Autoreload register update OK Interrupt Enable
    • [3]CMP1OKIE (def=0x0) // Compare register 1 update OK Interrupt Enable
    • [2]EXTTRIGIE (def=0x0) // External trigger valid edge Interrupt Enable
    • [1]ARRMIE (def=0x0) // Autoreload match Interrupt Enable
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x46004408DIER_input// LPTIM interrupt Enable Register (intput mode)

    • [25]CC2DE (def=0x0) // Capture/compare 2 DMA request enable
    • [16]CC1DE (def=0x0) // Capture/compare 1 DMA request enable
    • [13]CC2OIE (def=0x0) // Capture/compare 2 over-capture interrupt enable
    • [12]CC1OIE (def=0x0) // Capture/compare 1 over-capture interrupt enable
    • [9]CC2IE (def=0x0) // Capture/compare 2 interrupt enable
    • [8]REPOKIE (def=0x0) // REPOKIE
    • [7]UEIE (def=0x0) // Update event interrupt enable
    • [6]DOWNIE (def=0x0) // Direction change to down Interrupt Enable
    • [5]UPIE (def=0x0) // Direction change to UP Interrupt Enable
    • [4]ARROKIE (def=0x0) // Autoreload register update OK Interrupt Enable
    • [2]EXTTRIGIE (def=0x0) // External trigger valid edge Interrupt Enable
    • [1]ARRMIE (def=0x0) // Autoreload match Interrupt Enable
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x4600440CCFGR// Configuration Register

    • [24]ENC (def=0x0) // Encoder mode enable
    • [23]COUNTMODE (def=0x0) // counter mode enabled
    • [22]PRELOAD (def=0x0) // Registers update mode
    • [21]WAVPOL (def=0x0) // Waveform shape polarity
    • [20]WAVE (def=0x0) // Waveform shape
    • [19]TIMOUT (def=0x0) // Timeout enable
    • [17:18]TRIGEN (def=0x0) // Trigger enable and polarity
    • [13:15]TRIGSEL (def=0x0) // Trigger selector
    • [9:11]PRESC (def=0x0) // Clock prescaler
    • [6:7]TRGFLT (def=0x0) // Configurable digital filter for trigger
    • [3:4]CKFLT (def=0x0) // Configurable digital filter for external clock
    • [1:2]CKPOL (def=0x0) // Clock Polarity
    • [0]CKSEL (def=0x0) // Clock selector
  • 0x46004410CR// Control Register

    • [4]RSTARE (def=0x0) // Reset after read enable
    • [3]COUNTRST (def=0x0) // Counter reset
    • [2]CNTSTRT (def=0x0) // Timer start in continuous mode
    • [1]SNGSTRT (def=0x0) // LPTIM start in single mode
    • [0]ENABLE (def=0x0) // LPTIM Enable
  • 0x46004414CCR1// Compare Register

    • [0:15]CCR1 (def=0x0) // Capture/compare 1 value
  • 0x46004418ARR// Autoreload Register

    • [0:15]ARR (def=0x1) // Auto reload value
  • 0x4600441CCNT// Counter Register

    • [0:15]CNT (def=0x0) // Counter value
  • 0x46004424CFGR2// LPTIM configuration register 2

    • [20:21]IC2SEL (def=0x0) // LPTIM input capture 2 selection
    • [16:17]IC1SEL (def=0x0) // LPTIM input capture 1 selection
    • [4:5]IN2SEL (def=0x0) // LPTIM input 2 selection
    • [0:1]IN1SEL (def=0x0) // LPTIM input 1 selection
  • 0x46004428RCR// LPTIM repetition register

    • [0:7]REP (def=0x0) // Repetition register value
  • 0x4600442CCCMR1// LPTIM capture/compare mode register 1

    • [0]CC1SEL (def=0x0) // Capture/compare 1 selection
    • [1]CC1E (def=0x0) // Capture/compare 1 output enable
    • [2:3]CC1P (def=0x0) // Capture/compare 1 output polarity
    • [8:9]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [12:13]IC1F (def=0x0) // Input capture 1 filter
    • [16]CC2SEL (def=0x0) // Capture/compare 2 selection
    • [17]CC2E (def=0x0) // Capture/compare 2 output enable
    • [18:19]CC2P (def=0x0) // Capture/compare 2 output polarity
    • [24:25]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [28:29]IC2F (def=0x0) // Input capture 2 filter
  • 0x46004434CCR2// LPTIM Compare Register 2

    • [0:15]CCR2 (def=0x0) // Capture/compare 2 value
  interrupts:
  • [55] LPTIM1 // LPTIM1 global interrupt
• 0x56004400SEC_LPTIM1//

  • 0x56004400ISR_output// Interrupt and Status Register (output mode)

    • [24]DIEROK (def=0x0) // Interrupt enable register update OK
    • [19]CMP2OK (def=0x0) // Compare register 2 update OK
    • [9]CC2IF (def=0x0) // Compare 2 interrupt flag
    • [8]REPOK (def=0x0) // Repetition register update Ok
    • [7]UE (def=0x0) // LPTIM update event occurred
    • [6]DOWN (def=0x0) // Counter direction change up to down
    • [5]UP (def=0x0) // Counter direction change down to up
    • [4]ARROK (def=0x0) // Autoreload register update OK
    • [3]CMP1OK (def=0x0) // Compare register 1 update OK
    • [2]EXTTRIG (def=0x0) // External trigger edge event
    • [1]ARRM (def=0x0) // Autoreload match
    • [0]CC1IF (def=0x0) // Compare 1 interrupt flag
  • 0x56004400ISR_input// Interrupt and Status Register (intput mode)

    • [24]DIEROK (def=0x0) // Interrupt enable register update OK
    • [13]CC2OF (def=0x0) // Capture 2 over-capture flag
    • [12]CC1OF (def=0x0) // Capture 1 over-capture flag
    • [9]CC2IF (def=0x0) // Capture 2 interrupt flag
    • [8]REPOK (def=0x0) // Repetition register update Ok
    • [7]UE (def=0x0) // LPTIM update event occurred
    • [6]DOWN (def=0x0) // Counter direction change up to down
    • [5]UP (def=0x0) // Counter direction change down to up
    • [4]ARROK (def=0x0) // Autoreload register update OK
    • [2]EXTTRIG (def=0x0) // External trigger edge event
    • [1]ARRM (def=0x0) // Autoreload match
    • [0]CC1IF (def=0x0) // Compare 1 interrupt flag
  • 0x56004404ICR_output// Interrupt Clear Register (output mode)

    • [24]DIEROKCF (def=0x0) // Interrupt enable register update OK clear flag
    • [19]CMP2OKCF (def=0x0) // Compare register 2 update OK clear flag
    • [9]CC2CF (def=0x0) // Capture/compare 2 clear flag
    • [8]REPOKCF (def=0x0) // Repetition register update OK clear flag
    • [7]UECF (def=0x0) // Update event clear flag
    • [6]DOWNCF (def=0x0) // Direction change to down Clear Flag
    • [5]UPCF (def=0x0) // Direction change to UP Clear Flag
    • [4]ARROKCF (def=0x0) // Autoreload register update OK Clear Flag
    • [3]CMP1OKCF (def=0x0) // Compare register 1 update OK Clear Flag
    • [2]EXTTRIGCF (def=0x0) // External trigger valid edge Clear Flag
    • [1]ARRMCF (def=0x0) // Autoreload match Clear Flag
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x56004404ICR_input// Interrupt Clear Register (intput mode)

    • [24]DIEROKCF (def=0x0) // Interrupt enable register update OK clear flag
    • [13]CC2OCF (def=0x0) // Capture/compare 2 over-capture clear flag
    • [12]CC1OCF (def=0x0) // Capture/compare 1 over-capture clear flag
    • [9]CC2CF (def=0x0) // Capture/compare 2 clear flag
    • [8]REPOKCF (def=0x0) // Repetition register update OK clear flag
    • [7]UECF (def=0x0) // Update event clear flag
    • [6]DOWNCF (def=0x0) // Direction change to down Clear Flag
    • [5]UPCF (def=0x0) // Direction change to UP Clear Flag
    • [4]ARROKCF (def=0x0) // Autoreload register update OK Clear Flag
    • [2]EXTTRIGCF (def=0x0) // External trigger valid edge Clear Flag
    • [1]ARRMCF (def=0x0) // Autoreload match Clear Flag
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x56004408DIER_output// LPTIM interrupt Enable Register (output mode)

    • [23]UEDE (def=0x0) // Update event DMA request enable
    • [19]CMP2OKIE (def=0x0) // Compare register 2 update OK interrupt enable
    • [9]CC2IE (def=0x0) // Capture/compare 2 interrupt enable
    • [8]REPOKIE (def=0x0) // REPOKIE
    • [7]UEIE (def=0x0) // Update event interrupt enable
    • [6]DOWNIE (def=0x0) // Direction change to down Interrupt Enable
    • [5]UPIE (def=0x0) // Direction change to UP Interrupt Enable
    • [4]ARROKIE (def=0x0) // Autoreload register update OK Interrupt Enable
    • [3]CMP1OKIE (def=0x0) // Compare register 1 update OK Interrupt Enable
    • [2]EXTTRIGIE (def=0x0) // External trigger valid edge Interrupt Enable
    • [1]ARRMIE (def=0x0) // Autoreload match Interrupt Enable
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x56004408DIER_input// LPTIM interrupt Enable Register (intput mode)

    • [25]CC2DE (def=0x0) // Capture/compare 2 DMA request enable
    • [16]CC1DE (def=0x0) // Capture/compare 1 DMA request enable
    • [13]CC2OIE (def=0x0) // Capture/compare 2 over-capture interrupt enable
    • [12]CC1OIE (def=0x0) // Capture/compare 1 over-capture interrupt enable
    • [9]CC2IE (def=0x0) // Capture/compare 2 interrupt enable
    • [8]REPOKIE (def=0x0) // REPOKIE
    • [7]UEIE (def=0x0) // Update event interrupt enable
    • [6]DOWNIE (def=0x0) // Direction change to down Interrupt Enable
    • [5]UPIE (def=0x0) // Direction change to UP Interrupt Enable
    • [4]ARROKIE (def=0x0) // Autoreload register update OK Interrupt Enable
    • [2]EXTTRIGIE (def=0x0) // External trigger valid edge Interrupt Enable
    • [1]ARRMIE (def=0x0) // Autoreload match Interrupt Enable
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x5600440CCFGR// Configuration Register

    • [24]ENC (def=0x0) // Encoder mode enable
    • [23]COUNTMODE (def=0x0) // counter mode enabled
    • [22]PRELOAD (def=0x0) // Registers update mode
    • [21]WAVPOL (def=0x0) // Waveform shape polarity
    • [20]WAVE (def=0x0) // Waveform shape
    • [19]TIMOUT (def=0x0) // Timeout enable
    • [17:18]TRIGEN (def=0x0) // Trigger enable and polarity
    • [13:15]TRIGSEL (def=0x0) // Trigger selector
    • [9:11]PRESC (def=0x0) // Clock prescaler
    • [6:7]TRGFLT (def=0x0) // Configurable digital filter for trigger
    • [3:4]CKFLT (def=0x0) // Configurable digital filter for external clock
    • [1:2]CKPOL (def=0x0) // Clock Polarity
    • [0]CKSEL (def=0x0) // Clock selector
  • 0x56004410CR// Control Register

    • [4]RSTARE (def=0x0) // Reset after read enable
    • [3]COUNTRST (def=0x0) // Counter reset
    • [2]CNTSTRT (def=0x0) // Timer start in continuous mode
    • [1]SNGSTRT (def=0x0) // LPTIM start in single mode
    • [0]ENABLE (def=0x0) // LPTIM Enable
  • 0x56004414CCR1// Compare Register

    • [0:15]CCR1 (def=0x0) // Capture/compare 1 value
  • 0x56004418ARR// Autoreload Register

    • [0:15]ARR (def=0x1) // Auto reload value
  • 0x5600441CCNT// Counter Register

    • [0:15]CNT (def=0x0) // Counter value
  • 0x56004424CFGR2// LPTIM configuration register 2

    • [20:21]IC2SEL (def=0x0) // LPTIM input capture 2 selection
    • [16:17]IC1SEL (def=0x0) // LPTIM input capture 1 selection
    • [4:5]IN2SEL (def=0x0) // LPTIM input 2 selection
    • [0:1]IN1SEL (def=0x0) // LPTIM input 1 selection
  • 0x56004428RCR// LPTIM repetition register

    • [0:7]REP (def=0x0) // Repetition register value
  • 0x5600442CCCMR1// LPTIM capture/compare mode register 1

    • [0]CC1SEL (def=0x0) // Capture/compare 1 selection
    • [1]CC1E (def=0x0) // Capture/compare 1 output enable
    • [2:3]CC1P (def=0x0) // Capture/compare 1 output polarity
    • [8:9]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [12:13]IC1F (def=0x0) // Input capture 1 filter
    • [16]CC2SEL (def=0x0) // Capture/compare 2 selection
    • [17]CC2E (def=0x0) // Capture/compare 2 output enable
    • [18:19]CC2P (def=0x0) // Capture/compare 2 output polarity
    • [24:25]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [28:29]IC2F (def=0x0) // Input capture 2 filter
  • 0x56004434CCR2// LPTIM Compare Register 2

    • [0:15]CCR2 (def=0x0) // Capture/compare 2 value
• 0x40009400LPTIM2//

  • 0x40009400ISR_output// Interrupt and Status Register (output mode)

    • [24]DIEROK (def=0x0) // Interrupt enable register update OK
    • [19]CMP2OK (def=0x0) // Compare register 2 update OK
    • [9]CC2IF (def=0x0) // Compare 2 interrupt flag
    • [8]REPOK (def=0x0) // Repetition register update Ok
    • [7]UE (def=0x0) // LPTIM update event occurred
    • [6]DOWN (def=0x0) // Counter direction change up to down
    • [5]UP (def=0x0) // Counter direction change down to up
    • [4]ARROK (def=0x0) // Autoreload register update OK
    • [3]CMP1OK (def=0x0) // Compare register 1 update OK
    • [2]EXTTRIG (def=0x0) // External trigger edge event
    • [1]ARRM (def=0x0) // Autoreload match
    • [0]CC1IF (def=0x0) // Compare 1 interrupt flag
  • 0x40009400ISR_input// Interrupt and Status Register (intput mode)

    • [24]DIEROK (def=0x0) // Interrupt enable register update OK
    • [13]CC2OF (def=0x0) // Capture 2 over-capture flag
    • [12]CC1OF (def=0x0) // Capture 1 over-capture flag
    • [9]CC2IF (def=0x0) // Capture 2 interrupt flag
    • [8]REPOK (def=0x0) // Repetition register update Ok
    • [7]UE (def=0x0) // LPTIM update event occurred
    • [6]DOWN (def=0x0) // Counter direction change up to down
    • [5]UP (def=0x0) // Counter direction change down to up
    • [4]ARROK (def=0x0) // Autoreload register update OK
    • [2]EXTTRIG (def=0x0) // External trigger edge event
    • [1]ARRM (def=0x0) // Autoreload match
    • [0]CC1IF (def=0x0) // Compare 1 interrupt flag
  • 0x40009404ICR_output// Interrupt Clear Register (output mode)

    • [24]DIEROKCF (def=0x0) // Interrupt enable register update OK clear flag
    • [19]CMP2OKCF (def=0x0) // Compare register 2 update OK clear flag
    • [9]CC2CF (def=0x0) // Capture/compare 2 clear flag
    • [8]REPOKCF (def=0x0) // Repetition register update OK clear flag
    • [7]UECF (def=0x0) // Update event clear flag
    • [6]DOWNCF (def=0x0) // Direction change to down Clear Flag
    • [5]UPCF (def=0x0) // Direction change to UP Clear Flag
    • [4]ARROKCF (def=0x0) // Autoreload register update OK Clear Flag
    • [3]CMP1OKCF (def=0x0) // Compare register 1 update OK Clear Flag
    • [2]EXTTRIGCF (def=0x0) // External trigger valid edge Clear Flag
    • [1]ARRMCF (def=0x0) // Autoreload match Clear Flag
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x40009404ICR_input// Interrupt Clear Register (intput mode)

    • [24]DIEROKCF (def=0x0) // Interrupt enable register update OK clear flag
    • [13]CC2OCF (def=0x0) // Capture/compare 2 over-capture clear flag
    • [12]CC1OCF (def=0x0) // Capture/compare 1 over-capture clear flag
    • [9]CC2CF (def=0x0) // Capture/compare 2 clear flag
    • [8]REPOKCF (def=0x0) // Repetition register update OK clear flag
    • [7]UECF (def=0x0) // Update event clear flag
    • [6]DOWNCF (def=0x0) // Direction change to down Clear Flag
    • [5]UPCF (def=0x0) // Direction change to UP Clear Flag
    • [4]ARROKCF (def=0x0) // Autoreload register update OK Clear Flag
    • [2]EXTTRIGCF (def=0x0) // External trigger valid edge Clear Flag
    • [1]ARRMCF (def=0x0) // Autoreload match Clear Flag
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x40009408DIER_output// LPTIM interrupt Enable Register (output mode)

    • [23]UEDE (def=0x0) // Update event DMA request enable
    • [19]CMP2OKIE (def=0x0) // Compare register 2 update OK interrupt enable
    • [9]CC2IE (def=0x0) // Capture/compare 2 interrupt enable
    • [8]REPOKIE (def=0x0) // REPOKIE
    • [7]UEIE (def=0x0) // Update event interrupt enable
    • [6]DOWNIE (def=0x0) // Direction change to down Interrupt Enable
    • [5]UPIE (def=0x0) // Direction change to UP Interrupt Enable
    • [4]ARROKIE (def=0x0) // Autoreload register update OK Interrupt Enable
    • [3]CMP1OKIE (def=0x0) // Compare register 1 update OK Interrupt Enable
    • [2]EXTTRIGIE (def=0x0) // External trigger valid edge Interrupt Enable
    • [1]ARRMIE (def=0x0) // Autoreload match Interrupt Enable
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x40009408DIER_input// LPTIM interrupt Enable Register (intput mode)

    • [25]CC2DE (def=0x0) // Capture/compare 2 DMA request enable
    • [16]CC1DE (def=0x0) // Capture/compare 1 DMA request enable
    • [13]CC2OIE (def=0x0) // Capture/compare 2 over-capture interrupt enable
    • [12]CC1OIE (def=0x0) // Capture/compare 1 over-capture interrupt enable
    • [9]CC2IE (def=0x0) // Capture/compare 2 interrupt enable
    • [8]REPOKIE (def=0x0) // REPOKIE
    • [7]UEIE (def=0x0) // Update event interrupt enable
    • [6]DOWNIE (def=0x0) // Direction change to down Interrupt Enable
    • [5]UPIE (def=0x0) // Direction change to UP Interrupt Enable
    • [4]ARROKIE (def=0x0) // Autoreload register update OK Interrupt Enable
    • [2]EXTTRIGIE (def=0x0) // External trigger valid edge Interrupt Enable
    • [1]ARRMIE (def=0x0) // Autoreload match Interrupt Enable
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x4000940CCFGR// Configuration Register

    • [24]ENC (def=0x0) // Encoder mode enable
    • [23]COUNTMODE (def=0x0) // counter mode enabled
    • [22]PRELOAD (def=0x0) // Registers update mode
    • [21]WAVPOL (def=0x0) // Waveform shape polarity
    • [20]WAVE (def=0x0) // Waveform shape
    • [19]TIMOUT (def=0x0) // Timeout enable
    • [17:18]TRIGEN (def=0x0) // Trigger enable and polarity
    • [13:15]TRIGSEL (def=0x0) // Trigger selector
    • [9:11]PRESC (def=0x0) // Clock prescaler
    • [6:7]TRGFLT (def=0x0) // Configurable digital filter for trigger
    • [3:4]CKFLT (def=0x0) // Configurable digital filter for external clock
    • [1:2]CKPOL (def=0x0) // Clock Polarity
    • [0]CKSEL (def=0x0) // Clock selector
  • 0x40009410CR// Control Register

    • [4]RSTARE (def=0x0) // Reset after read enable
    • [3]COUNTRST (def=0x0) // Counter reset
    • [2]CNTSTRT (def=0x0) // Timer start in continuous mode
    • [1]SNGSTRT (def=0x0) // LPTIM start in single mode
    • [0]ENABLE (def=0x0) // LPTIM Enable
  • 0x40009414CCR1// Compare Register

    • [0:15]CCR1 (def=0x0) // Capture/compare 1 value
  • 0x40009418ARR// Autoreload Register

    • [0:15]ARR (def=0x1) // Auto reload value
  • 0x4000941CCNT// Counter Register

    • [0:15]CNT (def=0x0) // Counter value
  • 0x40009424CFGR2// LPTIM configuration register 2

    • [20:21]IC2SEL (def=0x0) // LPTIM input capture 2 selection
    • [16:17]IC1SEL (def=0x0) // LPTIM input capture 1 selection
    • [4:5]IN2SEL (def=0x0) // LPTIM input 2 selection
    • [0:1]IN1SEL (def=0x0) // LPTIM input 1 selection
  • 0x40009428RCR// LPTIM repetition register

    • [0:7]REP (def=0x0) // Repetition register value
  • 0x4000942CCCMR1// LPTIM capture/compare mode register 1

    • [0]CC1SEL (def=0x0) // Capture/compare 1 selection
    • [1]CC1E (def=0x0) // Capture/compare 1 output enable
    • [2:3]CC1P (def=0x0) // Capture/compare 1 output polarity
    • [8:9]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [12:13]IC1F (def=0x0) // Input capture 1 filter
    • [16]CC2SEL (def=0x0) // Capture/compare 2 selection
    • [17]CC2E (def=0x0) // Capture/compare 2 output enable
    • [18:19]CC2P (def=0x0) // Capture/compare 2 output polarity
    • [24:25]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [28:29]IC2F (def=0x0) // Input capture 2 filter
  • 0x40009434CCR2// LPTIM Compare Register 2

    • [0:15]CCR2 (def=0x0) // Capture/compare 2 value
  interrupts:
  • [6] LPTIM2 // LPTIM2 global interrupt
• 0x50009400SEC_LPTIM2//

  • 0x50009400ISR_output// Interrupt and Status Register (output mode)

    • [24]DIEROK (def=0x0) // Interrupt enable register update OK
    • [19]CMP2OK (def=0x0) // Compare register 2 update OK
    • [9]CC2IF (def=0x0) // Compare 2 interrupt flag
    • [8]REPOK (def=0x0) // Repetition register update Ok
    • [7]UE (def=0x0) // LPTIM update event occurred
    • [6]DOWN (def=0x0) // Counter direction change up to down
    • [5]UP (def=0x0) // Counter direction change down to up
    • [4]ARROK (def=0x0) // Autoreload register update OK
    • [3]CMP1OK (def=0x0) // Compare register 1 update OK
    • [2]EXTTRIG (def=0x0) // External trigger edge event
    • [1]ARRM (def=0x0) // Autoreload match
    • [0]CC1IF (def=0x0) // Compare 1 interrupt flag
  • 0x50009400ISR_input// Interrupt and Status Register (intput mode)

    • [24]DIEROK (def=0x0) // Interrupt enable register update OK
    • [13]CC2OF (def=0x0) // Capture 2 over-capture flag
    • [12]CC1OF (def=0x0) // Capture 1 over-capture flag
    • [9]CC2IF (def=0x0) // Capture 2 interrupt flag
    • [8]REPOK (def=0x0) // Repetition register update Ok
    • [7]UE (def=0x0) // LPTIM update event occurred
    • [6]DOWN (def=0x0) // Counter direction change up to down
    • [5]UP (def=0x0) // Counter direction change down to up
    • [4]ARROK (def=0x0) // Autoreload register update OK
    • [2]EXTTRIG (def=0x0) // External trigger edge event
    • [1]ARRM (def=0x0) // Autoreload match
    • [0]CC1IF (def=0x0) // Compare 1 interrupt flag
  • 0x50009404ICR_output// Interrupt Clear Register (output mode)

    • [24]DIEROKCF (def=0x0) // Interrupt enable register update OK clear flag
    • [19]CMP2OKCF (def=0x0) // Compare register 2 update OK clear flag
    • [9]CC2CF (def=0x0) // Capture/compare 2 clear flag
    • [8]REPOKCF (def=0x0) // Repetition register update OK clear flag
    • [7]UECF (def=0x0) // Update event clear flag
    • [6]DOWNCF (def=0x0) // Direction change to down Clear Flag
    • [5]UPCF (def=0x0) // Direction change to UP Clear Flag
    • [4]ARROKCF (def=0x0) // Autoreload register update OK Clear Flag
    • [3]CMP1OKCF (def=0x0) // Compare register 1 update OK Clear Flag
    • [2]EXTTRIGCF (def=0x0) // External trigger valid edge Clear Flag
    • [1]ARRMCF (def=0x0) // Autoreload match Clear Flag
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x50009404ICR_input// Interrupt Clear Register (intput mode)

    • [24]DIEROKCF (def=0x0) // Interrupt enable register update OK clear flag
    • [13]CC2OCF (def=0x0) // Capture/compare 2 over-capture clear flag
    • [12]CC1OCF (def=0x0) // Capture/compare 1 over-capture clear flag
    • [9]CC2CF (def=0x0) // Capture/compare 2 clear flag
    • [8]REPOKCF (def=0x0) // Repetition register update OK clear flag
    • [7]UECF (def=0x0) // Update event clear flag
    • [6]DOWNCF (def=0x0) // Direction change to down Clear Flag
    • [5]UPCF (def=0x0) // Direction change to UP Clear Flag
    • [4]ARROKCF (def=0x0) // Autoreload register update OK Clear Flag
    • [2]EXTTRIGCF (def=0x0) // External trigger valid edge Clear Flag
    • [1]ARRMCF (def=0x0) // Autoreload match Clear Flag
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x50009408DIER_output// LPTIM interrupt Enable Register (output mode)

    • [23]UEDE (def=0x0) // Update event DMA request enable
    • [19]CMP2OKIE (def=0x0) // Compare register 2 update OK interrupt enable
    • [9]CC2IE (def=0x0) // Capture/compare 2 interrupt enable
    • [8]REPOKIE (def=0x0) // REPOKIE
    • [7]UEIE (def=0x0) // Update event interrupt enable
    • [6]DOWNIE (def=0x0) // Direction change to down Interrupt Enable
    • [5]UPIE (def=0x0) // Direction change to UP Interrupt Enable
    • [4]ARROKIE (def=0x0) // Autoreload register update OK Interrupt Enable
    • [3]CMP1OKIE (def=0x0) // Compare register 1 update OK Interrupt Enable
    • [2]EXTTRIGIE (def=0x0) // External trigger valid edge Interrupt Enable
    • [1]ARRMIE (def=0x0) // Autoreload match Interrupt Enable
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x50009408DIER_input// LPTIM interrupt Enable Register (intput mode)

    • [25]CC2DE (def=0x0) // Capture/compare 2 DMA request enable
    • [16]CC1DE (def=0x0) // Capture/compare 1 DMA request enable
    • [13]CC2OIE (def=0x0) // Capture/compare 2 over-capture interrupt enable
    • [12]CC1OIE (def=0x0) // Capture/compare 1 over-capture interrupt enable
    • [9]CC2IE (def=0x0) // Capture/compare 2 interrupt enable
    • [8]REPOKIE (def=0x0) // REPOKIE
    • [7]UEIE (def=0x0) // Update event interrupt enable
    • [6]DOWNIE (def=0x0) // Direction change to down Interrupt Enable
    • [5]UPIE (def=0x0) // Direction change to UP Interrupt Enable
    • [4]ARROKIE (def=0x0) // Autoreload register update OK Interrupt Enable
    • [2]EXTTRIGIE (def=0x0) // External trigger valid edge Interrupt Enable
    • [1]ARRMIE (def=0x0) // Autoreload match Interrupt Enable
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x5000940CCFGR// Configuration Register

    • [24]ENC (def=0x0) // Encoder mode enable
    • [23]COUNTMODE (def=0x0) // counter mode enabled
    • [22]PRELOAD (def=0x0) // Registers update mode
    • [21]WAVPOL (def=0x0) // Waveform shape polarity
    • [20]WAVE (def=0x0) // Waveform shape
    • [19]TIMOUT (def=0x0) // Timeout enable
    • [17:18]TRIGEN (def=0x0) // Trigger enable and polarity
    • [13:15]TRIGSEL (def=0x0) // Trigger selector
    • [9:11]PRESC (def=0x0) // Clock prescaler
    • [6:7]TRGFLT (def=0x0) // Configurable digital filter for trigger
    • [3:4]CKFLT (def=0x0) // Configurable digital filter for external clock
    • [1:2]CKPOL (def=0x0) // Clock Polarity
    • [0]CKSEL (def=0x0) // Clock selector
  • 0x50009410CR// Control Register

    • [4]RSTARE (def=0x0) // Reset after read enable
    • [3]COUNTRST (def=0x0) // Counter reset
    • [2]CNTSTRT (def=0x0) // Timer start in continuous mode
    • [1]SNGSTRT (def=0x0) // LPTIM start in single mode
    • [0]ENABLE (def=0x0) // LPTIM Enable
  • 0x50009414CCR1// Compare Register

    • [0:15]CCR1 (def=0x0) // Capture/compare 1 value
  • 0x50009418ARR// Autoreload Register

    • [0:15]ARR (def=0x1) // Auto reload value
  • 0x5000941CCNT// Counter Register

    • [0:15]CNT (def=0x0) // Counter value
  • 0x50009424CFGR2// LPTIM configuration register 2

    • [20:21]IC2SEL (def=0x0) // LPTIM input capture 2 selection
    • [16:17]IC1SEL (def=0x0) // LPTIM input capture 1 selection
    • [4:5]IN2SEL (def=0x0) // LPTIM input 2 selection
    • [0:1]IN1SEL (def=0x0) // LPTIM input 1 selection
  • 0x50009428RCR// LPTIM repetition register

    • [0:7]REP (def=0x0) // Repetition register value
  • 0x5000942CCCMR1// LPTIM capture/compare mode register 1

    • [0]CC1SEL (def=0x0) // Capture/compare 1 selection
    • [1]CC1E (def=0x0) // Capture/compare 1 output enable
    • [2:3]CC1P (def=0x0) // Capture/compare 1 output polarity
    • [8:9]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [12:13]IC1F (def=0x0) // Input capture 1 filter
    • [16]CC2SEL (def=0x0) // Capture/compare 2 selection
    • [17]CC2E (def=0x0) // Capture/compare 2 output enable
    • [18:19]CC2P (def=0x0) // Capture/compare 2 output polarity
    • [24:25]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [28:29]IC2F (def=0x0) // Input capture 2 filter
  • 0x50009434CCR2// LPTIM Compare Register 2

    • [0:15]CCR2 (def=0x0) // Capture/compare 2 value
• 0x46004800LPTIM3//

  • 0x46004800ISR_output// Interrupt and Status Register (output mode)

    • [24]DIEROK (def=0x0) // Interrupt enable register update OK
    • [19]CMP2OK (def=0x0) // Compare register 2 update OK
    • [9]CC2IF (def=0x0) // Compare 2 interrupt flag
    • [8]REPOK (def=0x0) // Repetition register update Ok
    • [7]UE (def=0x0) // LPTIM update event occurred
    • [6]DOWN (def=0x0) // Counter direction change up to down
    • [5]UP (def=0x0) // Counter direction change down to up
    • [4]ARROK (def=0x0) // Autoreload register update OK
    • [3]CMP1OK (def=0x0) // Compare register 1 update OK
    • [2]EXTTRIG (def=0x0) // External trigger edge event
    • [1]ARRM (def=0x0) // Autoreload match
    • [0]CC1IF (def=0x0) // Compare 1 interrupt flag
  • 0x46004800ISR_input// Interrupt and Status Register (intput mode)

    • [24]DIEROK (def=0x0) // Interrupt enable register update OK
    • [13]CC2OF (def=0x0) // Capture 2 over-capture flag
    • [12]CC1OF (def=0x0) // Capture 1 over-capture flag
    • [9]CC2IF (def=0x0) // Capture 2 interrupt flag
    • [8]REPOK (def=0x0) // Repetition register update Ok
    • [7]UE (def=0x0) // LPTIM update event occurred
    • [6]DOWN (def=0x0) // Counter direction change up to down
    • [5]UP (def=0x0) // Counter direction change down to up
    • [4]ARROK (def=0x0) // Autoreload register update OK
    • [2]EXTTRIG (def=0x0) // External trigger edge event
    • [1]ARRM (def=0x0) // Autoreload match
    • [0]CC1IF (def=0x0) // Compare 1 interrupt flag
  • 0x46004804ICR_output// Interrupt Clear Register (output mode)

    • [24]DIEROKCF (def=0x0) // Interrupt enable register update OK clear flag
    • [19]CMP2OKCF (def=0x0) // Compare register 2 update OK clear flag
    • [9]CC2CF (def=0x0) // Capture/compare 2 clear flag
    • [8]REPOKCF (def=0x0) // Repetition register update OK clear flag
    • [7]UECF (def=0x0) // Update event clear flag
    • [6]DOWNCF (def=0x0) // Direction change to down Clear Flag
    • [5]UPCF (def=0x0) // Direction change to UP Clear Flag
    • [4]ARROKCF (def=0x0) // Autoreload register update OK Clear Flag
    • [3]CMP1OKCF (def=0x0) // Compare register 1 update OK Clear Flag
    • [2]EXTTRIGCF (def=0x0) // External trigger valid edge Clear Flag
    • [1]ARRMCF (def=0x0) // Autoreload match Clear Flag
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x46004804ICR_input// Interrupt Clear Register (intput mode)

    • [24]DIEROKCF (def=0x0) // Interrupt enable register update OK clear flag
    • [13]CC2OCF (def=0x0) // Capture/compare 2 over-capture clear flag
    • [12]CC1OCF (def=0x0) // Capture/compare 1 over-capture clear flag
    • [9]CC2CF (def=0x0) // Capture/compare 2 clear flag
    • [8]REPOKCF (def=0x0) // Repetition register update OK clear flag
    • [7]UECF (def=0x0) // Update event clear flag
    • [6]DOWNCF (def=0x0) // Direction change to down Clear Flag
    • [5]UPCF (def=0x0) // Direction change to UP Clear Flag
    • [4]ARROKCF (def=0x0) // Autoreload register update OK Clear Flag
    • [2]EXTTRIGCF (def=0x0) // External trigger valid edge Clear Flag
    • [1]ARRMCF (def=0x0) // Autoreload match Clear Flag
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x46004808DIER_output// LPTIM interrupt Enable Register (output mode)

    • [23]UEDE (def=0x0) // Update event DMA request enable
    • [19]CMP2OKIE (def=0x0) // Compare register 2 update OK interrupt enable
    • [9]CC2IE (def=0x0) // Capture/compare 2 interrupt enable
    • [8]REPOKIE (def=0x0) // REPOKIE
    • [7]UEIE (def=0x0) // Update event interrupt enable
    • [6]DOWNIE (def=0x0) // Direction change to down Interrupt Enable
    • [5]UPIE (def=0x0) // Direction change to UP Interrupt Enable
    • [4]ARROKIE (def=0x0) // Autoreload register update OK Interrupt Enable
    • [3]CMP1OKIE (def=0x0) // Compare register 1 update OK Interrupt Enable
    • [2]EXTTRIGIE (def=0x0) // External trigger valid edge Interrupt Enable
    • [1]ARRMIE (def=0x0) // Autoreload match Interrupt Enable
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x46004808DIER_input// LPTIM interrupt Enable Register (intput mode)

    • [25]CC2DE (def=0x0) // Capture/compare 2 DMA request enable
    • [16]CC1DE (def=0x0) // Capture/compare 1 DMA request enable
    • [13]CC2OIE (def=0x0) // Capture/compare 2 over-capture interrupt enable
    • [12]CC1OIE (def=0x0) // Capture/compare 1 over-capture interrupt enable
    • [9]CC2IE (def=0x0) // Capture/compare 2 interrupt enable
    • [8]REPOKIE (def=0x0) // REPOKIE
    • [7]UEIE (def=0x0) // Update event interrupt enable
    • [6]DOWNIE (def=0x0) // Direction change to down Interrupt Enable
    • [5]UPIE (def=0x0) // Direction change to UP Interrupt Enable
    • [4]ARROKIE (def=0x0) // Autoreload register update OK Interrupt Enable
    • [2]EXTTRIGIE (def=0x0) // External trigger valid edge Interrupt Enable
    • [1]ARRMIE (def=0x0) // Autoreload match Interrupt Enable
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x4600480CCFGR// Configuration Register

    • [24]ENC (def=0x0) // Encoder mode enable
    • [23]COUNTMODE (def=0x0) // counter mode enabled
    • [22]PRELOAD (def=0x0) // Registers update mode
    • [21]WAVPOL (def=0x0) // Waveform shape polarity
    • [20]WAVE (def=0x0) // Waveform shape
    • [19]TIMOUT (def=0x0) // Timeout enable
    • [17:18]TRIGEN (def=0x0) // Trigger enable and polarity
    • [13:15]TRIGSEL (def=0x0) // Trigger selector
    • [9:11]PRESC (def=0x0) // Clock prescaler
    • [6:7]TRGFLT (def=0x0) // Configurable digital filter for trigger
    • [3:4]CKFLT (def=0x0) // Configurable digital filter for external clock
    • [1:2]CKPOL (def=0x0) // Clock Polarity
    • [0]CKSEL (def=0x0) // Clock selector
  • 0x46004810CR// Control Register

    • [4]RSTARE (def=0x0) // Reset after read enable
    • [3]COUNTRST (def=0x0) // Counter reset
    • [2]CNTSTRT (def=0x0) // Timer start in continuous mode
    • [1]SNGSTRT (def=0x0) // LPTIM start in single mode
    • [0]ENABLE (def=0x0) // LPTIM Enable
  • 0x46004814CCR1// Compare Register

    • [0:15]CCR1 (def=0x0) // Capture/compare 1 value
  • 0x46004818ARR// Autoreload Register

    • [0:15]ARR (def=0x1) // Auto reload value
  • 0x4600481CCNT// Counter Register

    • [0:15]CNT (def=0x0) // Counter value
  • 0x46004824CFGR2// LPTIM configuration register 2

    • [20:21]IC2SEL (def=0x0) // LPTIM input capture 2 selection
    • [16:17]IC1SEL (def=0x0) // LPTIM input capture 1 selection
    • [4:5]IN2SEL (def=0x0) // LPTIM input 2 selection
    • [0:1]IN1SEL (def=0x0) // LPTIM input 1 selection
  • 0x46004828RCR// LPTIM repetition register

    • [0:7]REP (def=0x0) // Repetition register value
  • 0x4600482CCCMR1// LPTIM capture/compare mode register 1

    • [0]CC1SEL (def=0x0) // Capture/compare 1 selection
    • [1]CC1E (def=0x0) // Capture/compare 1 output enable
    • [2:3]CC1P (def=0x0) // Capture/compare 1 output polarity
    • [8:9]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [12:13]IC1F (def=0x0) // Input capture 1 filter
    • [16]CC2SEL (def=0x0) // Capture/compare 2 selection
    • [17]CC2E (def=0x0) // Capture/compare 2 output enable
    • [18:19]CC2P (def=0x0) // Capture/compare 2 output polarity
    • [24:25]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [28:29]IC2F (def=0x0) // Input capture 2 filter
  • 0x46004834CCR2// LPTIM Compare Register 2

    • [0:15]CCR2 (def=0x0) // Capture/compare 2 value
  interrupts:
  • [0] LPTIM3 // LPTIM3 global interrupt
• 0x56004800SEC_LPTIM3//

  • 0x56004800ISR_output// Interrupt and Status Register (output mode)

    • [24]DIEROK (def=0x0) // Interrupt enable register update OK
    • [19]CMP2OK (def=0x0) // Compare register 2 update OK
    • [9]CC2IF (def=0x0) // Compare 2 interrupt flag
    • [8]REPOK (def=0x0) // Repetition register update Ok
    • [7]UE (def=0x0) // LPTIM update event occurred
    • [6]DOWN (def=0x0) // Counter direction change up to down
    • [5]UP (def=0x0) // Counter direction change down to up
    • [4]ARROK (def=0x0) // Autoreload register update OK
    • [3]CMP1OK (def=0x0) // Compare register 1 update OK
    • [2]EXTTRIG (def=0x0) // External trigger edge event
    • [1]ARRM (def=0x0) // Autoreload match
    • [0]CC1IF (def=0x0) // Compare 1 interrupt flag
  • 0x56004800ISR_input// Interrupt and Status Register (intput mode)

    • [24]DIEROK (def=0x0) // Interrupt enable register update OK
    • [13]CC2OF (def=0x0) // Capture 2 over-capture flag
    • [12]CC1OF (def=0x0) // Capture 1 over-capture flag
    • [9]CC2IF (def=0x0) // Capture 2 interrupt flag
    • [8]REPOK (def=0x0) // Repetition register update Ok
    • [7]UE (def=0x0) // LPTIM update event occurred
    • [6]DOWN (def=0x0) // Counter direction change up to down
    • [5]UP (def=0x0) // Counter direction change down to up
    • [4]ARROK (def=0x0) // Autoreload register update OK
    • [2]EXTTRIG (def=0x0) // External trigger edge event
    • [1]ARRM (def=0x0) // Autoreload match
    • [0]CC1IF (def=0x0) // Compare 1 interrupt flag
  • 0x56004804ICR_output// Interrupt Clear Register (output mode)

    • [24]DIEROKCF (def=0x0) // Interrupt enable register update OK clear flag
    • [19]CMP2OKCF (def=0x0) // Compare register 2 update OK clear flag
    • [9]CC2CF (def=0x0) // Capture/compare 2 clear flag
    • [8]REPOKCF (def=0x0) // Repetition register update OK clear flag
    • [7]UECF (def=0x0) // Update event clear flag
    • [6]DOWNCF (def=0x0) // Direction change to down Clear Flag
    • [5]UPCF (def=0x0) // Direction change to UP Clear Flag
    • [4]ARROKCF (def=0x0) // Autoreload register update OK Clear Flag
    • [3]CMP1OKCF (def=0x0) // Compare register 1 update OK Clear Flag
    • [2]EXTTRIGCF (def=0x0) // External trigger valid edge Clear Flag
    • [1]ARRMCF (def=0x0) // Autoreload match Clear Flag
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x56004804ICR_input// Interrupt Clear Register (intput mode)

    • [24]DIEROKCF (def=0x0) // Interrupt enable register update OK clear flag
    • [13]CC2OCF (def=0x0) // Capture/compare 2 over-capture clear flag
    • [12]CC1OCF (def=0x0) // Capture/compare 1 over-capture clear flag
    • [9]CC2CF (def=0x0) // Capture/compare 2 clear flag
    • [8]REPOKCF (def=0x0) // Repetition register update OK clear flag
    • [7]UECF (def=0x0) // Update event clear flag
    • [6]DOWNCF (def=0x0) // Direction change to down Clear Flag
    • [5]UPCF (def=0x0) // Direction change to UP Clear Flag
    • [4]ARROKCF (def=0x0) // Autoreload register update OK Clear Flag
    • [2]EXTTRIGCF (def=0x0) // External trigger valid edge Clear Flag
    • [1]ARRMCF (def=0x0) // Autoreload match Clear Flag
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x56004808DIER_output// LPTIM interrupt Enable Register (output mode)

    • [23]UEDE (def=0x0) // Update event DMA request enable
    • [19]CMP2OKIE (def=0x0) // Compare register 2 update OK interrupt enable
    • [9]CC2IE (def=0x0) // Capture/compare 2 interrupt enable
    • [8]REPOKIE (def=0x0) // REPOKIE
    • [7]UEIE (def=0x0) // Update event interrupt enable
    • [6]DOWNIE (def=0x0) // Direction change to down Interrupt Enable
    • [5]UPIE (def=0x0) // Direction change to UP Interrupt Enable
    • [4]ARROKIE (def=0x0) // Autoreload register update OK Interrupt Enable
    • [3]CMP1OKIE (def=0x0) // Compare register 1 update OK Interrupt Enable
    • [2]EXTTRIGIE (def=0x0) // External trigger valid edge Interrupt Enable
    • [1]ARRMIE (def=0x0) // Autoreload match Interrupt Enable
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x56004808DIER_input// LPTIM interrupt Enable Register (intput mode)

    • [25]CC2DE (def=0x0) // Capture/compare 2 DMA request enable
    • [16]CC1DE (def=0x0) // Capture/compare 1 DMA request enable
    • [13]CC2OIE (def=0x0) // Capture/compare 2 over-capture interrupt enable
    • [12]CC1OIE (def=0x0) // Capture/compare 1 over-capture interrupt enable
    • [9]CC2IE (def=0x0) // Capture/compare 2 interrupt enable
    • [8]REPOKIE (def=0x0) // REPOKIE
    • [7]UEIE (def=0x0) // Update event interrupt enable
    • [6]DOWNIE (def=0x0) // Direction change to down Interrupt Enable
    • [5]UPIE (def=0x0) // Direction change to UP Interrupt Enable
    • [4]ARROKIE (def=0x0) // Autoreload register update OK Interrupt Enable
    • [2]EXTTRIGIE (def=0x0) // External trigger valid edge Interrupt Enable
    • [1]ARRMIE (def=0x0) // Autoreload match Interrupt Enable
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x5600480CCFGR// Configuration Register

    • [24]ENC (def=0x0) // Encoder mode enable
    • [23]COUNTMODE (def=0x0) // counter mode enabled
    • [22]PRELOAD (def=0x0) // Registers update mode
    • [21]WAVPOL (def=0x0) // Waveform shape polarity
    • [20]WAVE (def=0x0) // Waveform shape
    • [19]TIMOUT (def=0x0) // Timeout enable
    • [17:18]TRIGEN (def=0x0) // Trigger enable and polarity
    • [13:15]TRIGSEL (def=0x0) // Trigger selector
    • [9:11]PRESC (def=0x0) // Clock prescaler
    • [6:7]TRGFLT (def=0x0) // Configurable digital filter for trigger
    • [3:4]CKFLT (def=0x0) // Configurable digital filter for external clock
    • [1:2]CKPOL (def=0x0) // Clock Polarity
    • [0]CKSEL (def=0x0) // Clock selector
  • 0x56004810CR// Control Register

    • [4]RSTARE (def=0x0) // Reset after read enable
    • [3]COUNTRST (def=0x0) // Counter reset
    • [2]CNTSTRT (def=0x0) // Timer start in continuous mode
    • [1]SNGSTRT (def=0x0) // LPTIM start in single mode
    • [0]ENABLE (def=0x0) // LPTIM Enable
  • 0x56004814CCR1// Compare Register

    • [0:15]CCR1 (def=0x0) // Capture/compare 1 value
  • 0x56004818ARR// Autoreload Register

    • [0:15]ARR (def=0x1) // Auto reload value
  • 0x5600481CCNT// Counter Register

    • [0:15]CNT (def=0x0) // Counter value
  • 0x56004824CFGR2// LPTIM configuration register 2

    • [20:21]IC2SEL (def=0x0) // LPTIM input capture 2 selection
    • [16:17]IC1SEL (def=0x0) // LPTIM input capture 1 selection
    • [4:5]IN2SEL (def=0x0) // LPTIM input 2 selection
    • [0:1]IN1SEL (def=0x0) // LPTIM input 1 selection
  • 0x56004828RCR// LPTIM repetition register

    • [0:7]REP (def=0x0) // Repetition register value
  • 0x5600482CCCMR1// LPTIM capture/compare mode register 1

    • [0]CC1SEL (def=0x0) // Capture/compare 1 selection
    • [1]CC1E (def=0x0) // Capture/compare 1 output enable
    • [2:3]CC1P (def=0x0) // Capture/compare 1 output polarity
    • [8:9]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [12:13]IC1F (def=0x0) // Input capture 1 filter
    • [16]CC2SEL (def=0x0) // Capture/compare 2 selection
    • [17]CC2E (def=0x0) // Capture/compare 2 output enable
    • [18:19]CC2P (def=0x0) // Capture/compare 2 output polarity
    • [24:25]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [28:29]IC2F (def=0x0) // Input capture 2 filter
  • 0x56004834CCR2// LPTIM Compare Register 2

    • [0:15]CCR2 (def=0x0) // Capture/compare 2 value
• 0x46004C00LPTIM4// Low power timer

  • 0x46004C00ISR// Interrupt and Status Register

    • [24]DIEROK (def=0x0) // Interrupt enable register update OK
    • [8]REPOK (def=0x0) // Repetition register update Ok
    • [7]UE (def=0x0) // LPTIM update event occurred
    • [6]DOWN (def=0x0) // Counter direction change up to down
    • [5]UP (def=0x0) // Counter direction change down to up
    • [4]ARROK (def=0x0) // Autoreload register update OK
    • [3]CMP1OK (def=0x0) // Compare register 1 update OK
    • [2]EXTTRIG (def=0x0) // External trigger edge event
    • [1]ARRM (def=0x0) // Autoreload match
    • [0]CC1IF (def=0x0) // Compare 1 interrupt flag
  • 0x46004C04ICR// Interrupt Clear Register

    • [24]DIEROKCF (def=0x0) // Interrupt enable register update OK clear flag
    • [8]REPOKCF (def=0x0) // Repetition register update OK clear flag
    • [7]UECF (def=0x0) // Update event clear flag
    • [6]DOWNCF (def=0x0) // Direction change to down Clear Flag
    • [5]UPCF (def=0x0) // Direction change to UP Clear Flag
    • [4]ARROKCF (def=0x0) // Autoreload register update OK Clear Flag
    • [3]CMP1OKCF (def=0x0) // Compare register 1 update OK Clear Flag
    • [2]EXTTRIGCF (def=0x0) // External trigger valid edge Clear Flag
    • [1]ARRMCF (def=0x0) // Autoreload match Clear Flag
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x46004C08DIER// LPTIM interrupt Enable Register

    • [8]REPOKIE (def=0x0) // REPOKIE
    • [7]UEIE (def=0x0) // Update event interrupt enable
    • [6]DOWNIE (def=0x0) // Direction change to down Interrupt Enable
    • [5]UPIE (def=0x0) // Direction change to UP Interrupt Enable
    • [4]ARROKIE (def=0x0) // Autoreload register update OK Interrupt Enable
    • [3]CMP1OKIE (def=0x0) // Compare register 1 update OK Interrupt Enable
    • [2]EXTTRIGIE (def=0x0) // External trigger valid edge Interrupt Enable
    • [1]ARRMIE (def=0x0) // Autoreload match Interrupt Enable
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x46004C0CCFGR// Configuration Register

    • [24]ENC (def=0x0) // Encoder mode enable
    • [23]COUNTMODE (def=0x0) // counter mode enabled
    • [22]PRELOAD (def=0x0) // Registers update mode
    • [21]WAVPOL (def=0x0) // Waveform shape polarity
    • [20]WAVE (def=0x0) // Waveform shape
    • [19]TIMOUT (def=0x0) // Timeout enable
    • [17:18]TRIGEN (def=0x0) // Trigger enable and polarity
    • [13:15]TRIGSEL (def=0x0) // Trigger selector
    • [9:11]PRESC (def=0x0) // Clock prescaler
    • [6:7]TRGFLT (def=0x0) // Configurable digital filter for trigger
    • [3:4]CKFLT (def=0x0) // Configurable digital filter for external clock
    • [1:2]CKPOL (def=0x0) // Clock Polarity
    • [0]CKSEL (def=0x0) // Clock selector
  • 0x46004C10CR// Control Register

    • [4]RSTARE (def=0x0) // Reset after read enable
    • [3]COUNTRST (def=0x0) // Counter reset
    • [2]CNTSTRT (def=0x0) // Timer start in continuous mode
    • [1]SNGSTRT (def=0x0) // LPTIM start in single mode
    • [0]ENABLE (def=0x0) // LPTIM Enable
  • 0x46004C14CCR1// Compare Register

    • [0:15]CCR1 (def=0x0) // Capture/compare 1 value
  • 0x46004C18ARR// Autoreload Register

    • [0:15]ARR (def=0x1) // Auto reload value
  • 0x46004C1CCNT// Counter Register

    • [0:15]CNT (def=0x0) // Counter value
  • 0x46004C24CFGR2// LPTIM configuration register 2

    • [20:21]IC2SEL (def=0x0) // LPTIM input capture 2 selection
    • [16:17]IC1SEL (def=0x0) // LPTIM input capture 1 selection
    • [4:5]IN2SEL (def=0x0) // LPTIM input 2 selection
    • [0:1]IN1SEL (def=0x0) // LPTIM input 1 selection
  • 0x46004C28RCR// LPTIM repetition register

    • [0:7]REP (def=0x0) // Repetition register value
  • 0x46004C2CCCMR1// LPTIM capture/compare mode register 1

    • [0]CC1SEL (def=0x0) // Capture/compare 1 selection
    • [1]CC1E (def=0x0) // Capture/compare 1 output enable
    • [2:3]CC1P (def=0x0) // Capture/compare 1 output polarity
    • [8:9]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [12:13]IC1F (def=0x0) // Input capture 1 filter
    • [16]CC2SEL (def=0x0) // Capture/compare 2 selection
    • [17]CC2E (def=0x0) // Capture/compare 2 output enable
    • [18:19]CC2P (def=0x0) // Capture/compare 2 output polarity
    • [24:25]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [28:29]IC2F (def=0x0) // Input capture 2 filter
  • 0x46004C34CCR2// LPTIM Compare Register 2

    • [0:15]CCR2 (def=0x0) // Capture/compare 2 value
  interrupts:
  • [110] LPTIM4 // LPTIM4 global interrupt
• 0x56004C00SEC_LPTIM4//

  • 0x56004C00ISR// Interrupt and Status Register

    • [24]DIEROK (def=0x0) // Interrupt enable register update OK
    • [8]REPOK (def=0x0) // Repetition register update Ok
    • [7]UE (def=0x0) // LPTIM update event occurred
    • [6]DOWN (def=0x0) // Counter direction change up to down
    • [5]UP (def=0x0) // Counter direction change down to up
    • [4]ARROK (def=0x0) // Autoreload register update OK
    • [3]CMP1OK (def=0x0) // Compare register 1 update OK
    • [2]EXTTRIG (def=0x0) // External trigger edge event
    • [1]ARRM (def=0x0) // Autoreload match
    • [0]CC1IF (def=0x0) // Compare 1 interrupt flag
  • 0x56004C04ICR// Interrupt Clear Register

    • [24]DIEROKCF (def=0x0) // Interrupt enable register update OK clear flag
    • [8]REPOKCF (def=0x0) // Repetition register update OK clear flag
    • [7]UECF (def=0x0) // Update event clear flag
    • [6]DOWNCF (def=0x0) // Direction change to down Clear Flag
    • [5]UPCF (def=0x0) // Direction change to UP Clear Flag
    • [4]ARROKCF (def=0x0) // Autoreload register update OK Clear Flag
    • [3]CMP1OKCF (def=0x0) // Compare register 1 update OK Clear Flag
    • [2]EXTTRIGCF (def=0x0) // External trigger valid edge Clear Flag
    • [1]ARRMCF (def=0x0) // Autoreload match Clear Flag
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x56004C08DIER// LPTIM interrupt Enable Register

    • [8]REPOKIE (def=0x0) // REPOKIE
    • [7]UEIE (def=0x0) // Update event interrupt enable
    • [6]DOWNIE (def=0x0) // Direction change to down Interrupt Enable
    • [5]UPIE (def=0x0) // Direction change to UP Interrupt Enable
    • [4]ARROKIE (def=0x0) // Autoreload register update OK Interrupt Enable
    • [3]CMP1OKIE (def=0x0) // Compare register 1 update OK Interrupt Enable
    • [2]EXTTRIGIE (def=0x0) // External trigger valid edge Interrupt Enable
    • [1]ARRMIE (def=0x0) // Autoreload match Interrupt Enable
    • [0]CC1IF (def=0x0) // Capture/compare 1 clear flag
  • 0x56004C0CCFGR// Configuration Register

    • [24]ENC (def=0x0) // Encoder mode enable
    • [23]COUNTMODE (def=0x0) // counter mode enabled
    • [22]PRELOAD (def=0x0) // Registers update mode
    • [21]WAVPOL (def=0x0) // Waveform shape polarity
    • [20]WAVE (def=0x0) // Waveform shape
    • [19]TIMOUT (def=0x0) // Timeout enable
    • [17:18]TRIGEN (def=0x0) // Trigger enable and polarity
    • [13:15]TRIGSEL (def=0x0) // Trigger selector
    • [9:11]PRESC (def=0x0) // Clock prescaler
    • [6:7]TRGFLT (def=0x0) // Configurable digital filter for trigger
    • [3:4]CKFLT (def=0x0) // Configurable digital filter for external clock
    • [1:2]CKPOL (def=0x0) // Clock Polarity
    • [0]CKSEL (def=0x0) // Clock selector
  • 0x56004C10CR// Control Register

    • [4]RSTARE (def=0x0) // Reset after read enable
    • [3]COUNTRST (def=0x0) // Counter reset
    • [2]CNTSTRT (def=0x0) // Timer start in continuous mode
    • [1]SNGSTRT (def=0x0) // LPTIM start in single mode
    • [0]ENABLE (def=0x0) // LPTIM Enable
  • 0x56004C14CCR1// Compare Register

    • [0:15]CCR1 (def=0x0) // Capture/compare 1 value
  • 0x56004C18ARR// Autoreload Register

    • [0:15]ARR (def=0x1) // Auto reload value
  • 0x56004C1CCNT// Counter Register

    • [0:15]CNT (def=0x0) // Counter value
  • 0x56004C24CFGR2// LPTIM configuration register 2

    • [20:21]IC2SEL (def=0x0) // LPTIM input capture 2 selection
    • [16:17]IC1SEL (def=0x0) // LPTIM input capture 1 selection
    • [4:5]IN2SEL (def=0x0) // LPTIM input 2 selection
    • [0:1]IN1SEL (def=0x0) // LPTIM input 1 selection
  • 0x56004C28RCR// LPTIM repetition register

    • [0:7]REP (def=0x0) // Repetition register value
  • 0x56004C2CCCMR1// LPTIM capture/compare mode register 1

    • [0]CC1SEL (def=0x0) // Capture/compare 1 selection
    • [1]CC1E (def=0x0) // Capture/compare 1 output enable
    • [2:3]CC1P (def=0x0) // Capture/compare 1 output polarity
    • [8:9]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [12:13]IC1F (def=0x0) // Input capture 1 filter
    • [16]CC2SEL (def=0x0) // Capture/compare 2 selection
    • [17]CC2E (def=0x0) // Capture/compare 2 output enable
    • [18:19]CC2P (def=0x0) // Capture/compare 2 output polarity
    • [24:25]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [28:29]IC2F (def=0x0) // Input capture 2 filter
  • 0x56004C34CCR2// LPTIM Compare Register 2

    • [0:15]CCR2 (def=0x0) // Capture/compare 2 value
• 0x46002400LPUART1// Universal synchronous asynchronous receiver transmitter

  • 0x46002400CR1_enabled// Control register 1

    • [31]RXFFIE (def=0x0) // RXFFIE
    • [30]TXFEIE (def=0x0) // TXFEIE
    • [29]FIFOEN (def=0x0) // FIFOEN
    • [28]M1 (def=0x0) // Word length
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFNEIE
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
  • 0x46002400CR1_disabled// Control register 1

    • [29]FIFOEN (def=0x0) // FIFOEN
    • [28]M1 (def=0x0) // Word length
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFNEIE
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
  • 0x46002404CR2// Control register 2

    • [24:31]ADD (def=0x0) // Address of the LPUART node
    • [19]MSBFIRST (def=0x0) // Most significant bit first
    • [18]DATAINV (def=0x0) // Binary data inversion
    • [17]TXINV (def=0x0) // TX pin active level inversion
    • [16]RXINV (def=0x0) // RX pin active level inversion
    • [15]SWAP (def=0x0) // Swap TX/RX pins
    • [12:13]STOP (def=0x0) // STOP bits
    • [4]ADDM7 (def=0x0) // 7-bit Address Detection/4-bit Address Detection
  • 0x46002408CR3// Control register 3

    • [29:31]TXFTCFG (def=0x0) // TXFTCFG
    • [28]RXFTIE (def=0x0) // RXFTIE
    • [25:27]RXFTCFG (def=0x0) // RXFTCFG
    • [23]TXFTIE (def=0x0) // TXFTIE
    • [15]DEP (def=0x0) // Driver enable polarity selection
    • [14]DEM (def=0x0) // Driver enable mode
    • [13]DDRE (def=0x0) // DMA Disable on Reception Error
    • [12]OVRDIS (def=0x0) // Overrun Disable
    • [10]CTSIE (def=0x0) // CTS interrupt enable
    • [9]CTSE (def=0x0) // CTS enable
    • [8]RTSE (def=0x0) // RTS enable
    • [7]DMAT (def=0x0) // DMA enable transmitter
    • [6]DMAR (def=0x0) // DMA enable receiver
    • [3]HDSEL (def=0x0) // Half-duplex selection
    • [0]EIE (def=0x0) // Error interrupt enable
  • 0x4600240CBRR// Baud rate register

    • [0:19]BRR (def=0x0) // BRR
  • 0x46002418RQR// Request register

    • [4]TXFRQ (def=0x0) // TXFRQ
    • [3]RXFRQ (def=0x0) // Receive data flush request
    • [2]MMRQ (def=0x0) // Mute mode request
    • [1]SBKRQ (def=0x0) // Send break request
  • 0x4600241CISR_enabled// Interrupt and status register

    • [27]TXFT (def=0x0) // TXFT
    • [26]RXFT (def=0x0) // RXFT
    • [24]RXFF (def=0x0) // RXFF
    • [23]TXFF (def=0x1) // TXFF
    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
  • 0x4600241CISR_disabled// Interrupt and status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [7]TXE (def=0x1) // TXE
    • [6]TC (def=0x1) // TC
    • [5]RXNE (def=0x0) // RXNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
  • 0x46002420ICR// Interrupt flag clear register

    • [17]CMCF (def=0x0) // Character match clear flag
    • [9]CTSCF (def=0x0) // CTS clear flag
    • [6]TCCF (def=0x0) // Transmission complete clear flag
    • [4]IDLECF (def=0x0) // Idle line detected clear flag
    • [3]ORECF (def=0x0) // Overrun error clear flag
    • [2]NECF (def=0x0) // Noise detected clear flag
    • [1]FECF (def=0x0) // Framing error clear flag
    • [0]PECF (def=0x0) // Parity error clear flag
  • 0x46002424RDR// Receive data register

    • [0:8]RDR (def=0x0) // Receive data value
  • 0x46002428TDR// Transmit data register

    • [0:8]TDR (def=0x0) // Transmit data value
  • 0x4600242CPRESC// prescaler register

    • [0:3]PRESCALER (def=0x0) // PRESCALER
  • 0x46002430AUTOCR// Autonomous mode control register

    • [0:15]TDN (def=0x0) // TDN
    • [16]TRIGPOL (def=0x0) // TRIGPOL
    • [17]TRIGEN (def=0x0) // TRIGEN
    • [18]IDLEDIS (def=0x0) // IDLEDIS
    • [19:22]TRIGSEL (def=0x0) // TRIGSEL
  interrupts:
  • [54] LPUART1 // LPUART1 global interrupt
• 0x56002400SEC_LPUART1//

  • 0x56002400CR1_enabled// Control register 1

    • [31]RXFFIE (def=0x0) // RXFFIE
    • [30]TXFEIE (def=0x0) // TXFEIE
    • [29]FIFOEN (def=0x0) // FIFOEN
    • [28]M1 (def=0x0) // Word length
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFNEIE
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
  • 0x56002400CR1_disabled// Control register 1

    • [29]FIFOEN (def=0x0) // FIFOEN
    • [28]M1 (def=0x0) // Word length
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFNEIE
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
  • 0x56002404CR2// Control register 2

    • [24:31]ADD (def=0x0) // Address of the LPUART node
    • [19]MSBFIRST (def=0x0) // Most significant bit first
    • [18]DATAINV (def=0x0) // Binary data inversion
    • [17]TXINV (def=0x0) // TX pin active level inversion
    • [16]RXINV (def=0x0) // RX pin active level inversion
    • [15]SWAP (def=0x0) // Swap TX/RX pins
    • [12:13]STOP (def=0x0) // STOP bits
    • [4]ADDM7 (def=0x0) // 7-bit Address Detection/4-bit Address Detection
  • 0x56002408CR3// Control register 3

    • [29:31]TXFTCFG (def=0x0) // TXFTCFG
    • [28]RXFTIE (def=0x0) // RXFTIE
    • [25:27]RXFTCFG (def=0x0) // RXFTCFG
    • [23]TXFTIE (def=0x0) // TXFTIE
    • [15]DEP (def=0x0) // Driver enable polarity selection
    • [14]DEM (def=0x0) // Driver enable mode
    • [13]DDRE (def=0x0) // DMA Disable on Reception Error
    • [12]OVRDIS (def=0x0) // Overrun Disable
    • [10]CTSIE (def=0x0) // CTS interrupt enable
    • [9]CTSE (def=0x0) // CTS enable
    • [8]RTSE (def=0x0) // RTS enable
    • [7]DMAT (def=0x0) // DMA enable transmitter
    • [6]DMAR (def=0x0) // DMA enable receiver
    • [3]HDSEL (def=0x0) // Half-duplex selection
    • [0]EIE (def=0x0) // Error interrupt enable
  • 0x5600240CBRR// Baud rate register

    • [0:19]BRR (def=0x0) // BRR
  • 0x56002418RQR// Request register

    • [4]TXFRQ (def=0x0) // TXFRQ
    • [3]RXFRQ (def=0x0) // Receive data flush request
    • [2]MMRQ (def=0x0) // Mute mode request
    • [1]SBKRQ (def=0x0) // Send break request
  • 0x5600241CISR_enabled// Interrupt and status register

    • [27]TXFT (def=0x0) // TXFT
    • [26]RXFT (def=0x0) // RXFT
    • [24]RXFF (def=0x0) // RXFF
    • [23]TXFF (def=0x1) // TXFF
    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
  • 0x5600241CISR_disabled// Interrupt and status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [7]TXE (def=0x1) // TXE
    • [6]TC (def=0x1) // TC
    • [5]RXNE (def=0x0) // RXNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
  • 0x56002420ICR// Interrupt flag clear register

    • [17]CMCF (def=0x0) // Character match clear flag
    • [9]CTSCF (def=0x0) // CTS clear flag
    • [6]TCCF (def=0x0) // Transmission complete clear flag
    • [4]IDLECF (def=0x0) // Idle line detected clear flag
    • [3]ORECF (def=0x0) // Overrun error clear flag
    • [2]NECF (def=0x0) // Noise detected clear flag
    • [1]FECF (def=0x0) // Framing error clear flag
    • [0]PECF (def=0x0) // Parity error clear flag
  • 0x56002424RDR// Receive data register

    • [0:8]RDR (def=0x0) // Receive data value
  • 0x56002428TDR// Transmit data register

    • [0:8]TDR (def=0x0) // Transmit data value
  • 0x5600242CPRESC// prescaler register

    • [0:3]PRESCALER (def=0x0) // PRESCALER
  • 0x56002430AUTOCR// Autonomous mode control register

    • [0:15]TDN (def=0x0) // TDN
    • [16]TRIGPOL (def=0x0) // TRIGPOL
    • [17]TRIGEN (def=0x0) // TRIGEN
    • [18]IDLEDIS (def=0x0) // IDLEDIS
    • [19:22]TRIGSEL (def=0x0) // TRIGSEL
• 0x40016800LTDC// LTDC

  • 0x40016808LTDC_SSCR// LTDC synchronization size configuration register

    • [0:10]VSH (def=0x0) // vertical synchronization height (in units of horizontal scan line) These bits define the vertical S
    • [16:27]HSW (def=0x0) // horizontal synchronization width (in units of pixel clock period) These bits define the number of H
  • 0x4001680CLTDC_BPCR// LTDC back porch configuration register

    • [0:10]AVBP (def=0x0) // accumulated Vertical back porch (in units of horizontal scan line) These bits define the accumulate
    • [16:27]AHBP (def=0x0) // accumulated horizontal back porch (in units of pixel clock period) These bits define the accumulate
  • 0x40016810LTDC_AWCR// LTDC active width configuration register

    • [0:10]AAH (def=0x0) // accumulated active height (in units of horizontal scan line) These bits define the accumulated heig
    • [16:27]AAW (def=0x0) // accumulated active width (in units of pixel clock period) These bits define the accumulated active
  • 0x40016814LTDC_TWCR// LTDC total width configuration register

    • [0:10]TOTALH (def=0x0) // total height (in units of horizontal scan line) These bits defines the accumulated height which inc
    • [16:27]TOTALW (def=0x0) // total width (in units of pixel clock period) These bits defines the accumulated total width which i
  • 0x40016818LTDC_GCR// LTDC global control register

    • [0]LTDCEN (def=0x0) // LCD-TFT controller enable This bit is set and cleared by software.
    • [4:6]DBW (def=0x2) // dither blue width These bits return the dither blue bits.
    • [8:10]DGW (def=0x2) // dither green width These bits return the dither green bits.
    • [12:14]DRW (def=0x2) // dither red width These bits return the Dither Red Bits.
    • [16]DEN (def=0x0) // dither enable This bit is set and cleared by software.
    • [28]PCPOL (def=0x0) // pixel clock polarity This bit is set and cleared by software.
    • [29]DEPOL (def=0x0) // not data enable polarity This bit is set and cleared by software.
    • [30]VSPOL (def=0x0) // vertical synchronization polarity This bit is set and cleared by software.
    • [31]HSPOL (def=0x0) // horizontal synchronization polarity This bit is set and cleared by software.
  • 0x40016824LTDC_SRCR// LTDC shadow reload configuration register

    • [0]IMR (def=0x0) // immediate reload This bit is set by software and cleared only by hardware after reload.
    • [1]VBR (def=0x0) // vertical blanking reload This bit is set by software and cleared only by hardware after reload (it
  • 0x4001682CLTDC_BCCR// LTDC background color configuration register

    • [0:7]BCBLUE (def=0x0) // background color blue value These bits configure the background blue value.
    • [8:15]BCGREEN (def=0x0) // background color green value These bits configure the background green value.
    • [16:23]BCRED (def=0x0) // background color red value These bits configure the background red value.
  • 0x40016834LTDC_IER// LTDC interrupt enable register

    • [0]LIE (def=0x0) // line interrupt enable This bit is set and cleared by software.
    • [1]FUIE (def=0x0) // FIFO underrun interrupt enable This bit is set and cleared by software.
    • [2]TERRIE (def=0x0) // transfer error interrupt enable This bit is set and cleared by software.
    • [3]RRIE (def=0x0) // register reload interrupt enable This bit is set and cleared by software.
  • 0x40016838LTDC_ISR// LTDC interrupt status register

    • [0]LIF (def=0x0) // line interrupt flag
    • [1]FUIF (def=0x0) // FIFO underrun interrupt flag
    • [2]TERRIF (def=0x0) // transfer error interrupt flag
    • [3]RRIF (def=0x0) // register reload interrupt flag
  • 0x4001683CLTDC_ICR//

    • [0]CLIF (def=0x0) // clears the line interrupt flag
    • [1]CFUIF (def=0x0) // clears the FIFO underrun interrupt flag
    • [2]CTERRIF (def=0x0) // clears the transfer error interrupt flag
    • [3]CRRIF (def=0x0) // clears register reload interrupt flag
  • 0x40016840LTDC_LIPCR// LTDC line interrupt position configuration register

    • [0:10]LIPOS (def=0x0) // line interrupt position These bits configure the line interrupt position.
  • 0x40016844LTDC_CPSR//

    • [0:15]CYPOS (def=0x0) // current Y position These bits return the current Y position.
    • [16:31]CXPOS (def=0x0) // current X position These bits return the current X position.
  • 0x40016848LTDC_CDSR// LTDC current display status register

    • [0]VDES (def=0x1) // vertical data enable display status
    • [1]HDES (def=0x1) // horizontal data enable display status
    • [2]VSYNCS (def=0x1) // vertical synchronization display status
    • [3]HSYNCS (def=0x1) // horizontal synchronization display status
  • 0x40016884LTDC_L1CR//

    • [0]LEN (def=0x0) // layer enable This bit is set and cleared by software.
    • [1]COLKEN (def=0x0) // color keying enable This bit is set and cleared by software.
    • [4]CLUTEN (def=0x0) // color look-up table enable This bit is set and cleared by software. The CLUT is only meaningful for
  • 0x40016888LTDC_L1WHPCR// LTDC layer 1 window horizontal position configuration register

    • [0:11]WHSTPOS (def=0x0) // window horizontal start position These bits configure the first visible pixel of a line of the laye
    • [16:27]WHSPPOS (def=0x0) // window horizontal stop position These bits configure the last visible pixel of a line of the layer
  • 0x4001688CLTDC_L1WVPCR// LTDC layer 1 window vertical position configuration register

    • [0:10]WVSTPOS (def=0x0) // window vertical start position These bits configure the first visible line of the layer window. WVS
    • [16:26]WVSPPOS (def=0x0) // window vertical stop position These bits configure the last visible line of the layer window. WVSPP
  • 0x40016890LTDC_L1CKCR// LTDC layer 1 color keying configuration register

    • [0:7]CKBLUE (def=0x0) // color key blue value
    • [8:15]CKGREEN (def=0x0) // color key green value
    • [16:23]CKRED (def=0x0) // color key red value
  • 0x40016894LTDC_L1PFCR// LTDC layer 1 pixel format configuration register

    • [0:2]PF (def=0x0) // pixel format These bits configure the pixel format
  • 0x40016898LTDC_L1CACR// LTDC layer 1 constant alpha configuration register

    • [0:7]CONSTA (def=0xFF) // constant alpha These bits configure the constant alpha used for blending. The constant alpha is div
  • 0x4001689CLTDC_L1DCCR// LTDC layer 1 default color configuration register

    • [0:7]DCBLUE (def=0x0) // default color blue These bits configure the default blue value.
    • [8:15]DCGREEN (def=0x0) // default color green These bits configure the default green value.
    • [16:23]DCRED (def=0x0) // default color red These bits configure the default red value.
    • [24:31]DCALPHA (def=0x0) // default color alpha These bits configure the default alpha value.
  • 0x400168A0LTDC_L1BFCR// LTDC layer 1 blending factors configuration register

    • [0:2]BF2 (def=0x7) // blending factor 2 These bits select the blending factor F2
    • [8:10]BF1 (def=0x6) // blending factor 1 These bits select the blending factor F1.
  • 0x400168ACLTDC_L1CFBAR// LTDC layer 1 color frame buffer address register

    • [0:31]CFBADD (def=0x0) // color frame buffer start address These bits define the color frame buffer start address.
  • 0x400168B0LTDC_L1CFBLR// LTDC layer 1 color frame buffer length register

    • [0:12]CFBLL (def=0x0) // color frame buffer line length These bits define the length of one line of pixels in bytes + 3. T
    • [16:28]CFBP (def=0x0) // color frame buffer pitch in bytes These bits define the pitch that is the increment from the start
  • 0x400168B4LTDC_L1CFBLNR// LTDC layer 1 color frame buffer line number register

    • [0:10]CFBLNBR (def=0x0) // frame buffer line number These bits define the number of lines in the frame buffer that corresponds
  • 0x400168C4LTDC_L1CLUTWR// LTDC layer 1 CLUT write register

    • [0:7]BLUE (def=0x0) // blue value These bits configure the blue value.
    • [8:15]GREEN (def=0x0) // green value These bits configure the green value.
    • [16:23]RED (def=0x0) // red value These bits configure the red value.
    • [24:31]CLUTADD (def=0x0) // CLUT address These bits configure the CLUT address (color position within the CLUT) of each RGB val
  • 0x40016904LTDC_L2CR//

    • [0]LEN (def=0x0) // layer enable This bit is set and cleared by software.
    • [1]COLKEN (def=0x0) // color keying enable This bit is set and cleared by software.
    • [4]CLUTEN (def=0x0) // color look-up table enable This bit is set and cleared by software. The CLUT is only meaningful for
  • 0x40016908LTDC_L2WHPCR// LTDC layer 2 window horizontal position configuration register

    • [0:11]WHSTPOS (def=0x0) // window horizontal start position These bits configure the first visible pixel of a line of the laye
    • [16:27]WHSPPOS (def=0x0) // window horizontal stop position These bits configure the last visible pixel of a line of the layer
  • 0x4001690CLTDC_L2WVPCR// LTDC layer 2 window vertical position configuration register

    • [0:10]WVSTPOS (def=0x0) // window vertical start position These bits configure the first visible line of the layer window. WVS
    • [16:26]WVSPPOS (def=0x0) // window vertical stop position These bits configure the last visible line of the layer window. WVSPP
  • 0x40016910LTDC_L2CKCR// LTDC layer 2 color keying configuration register

    • [0:7]CKBLUE (def=0x0) // color key blue value
    • [8:15]CKGREEN (def=0x0) // color key green value
    • [16:23]CKRED (def=0x0) // color key red value
  • 0x40016914LTDC_L2PFCR// LTDC layer 2 pixel format configuration register

    • [0:2]PF (def=0x0) // pixel format These bits configure the pixel format
  • 0x40016918LTDC_L2CACR// LTDC layer 2 constant alpha configuration register

    • [0:7]CONSTA (def=0xFF) // constant alpha These bits configure the constant alpha used for blending. The constant alpha is div
  • 0x4001691CLTDC_L2DCCR// LTDC layer 2 default color configuration register

    • [0:7]DCBLUE (def=0x0) // default color blue These bits configure the default blue value.
    • [8:15]DCGREEN (def=0x0) // default color green These bits configure the default green value.
    • [16:23]DCRED (def=0x0) // default color red These bits configure the default red value.
    • [24:31]DCALPHA (def=0x0) // default color alpha These bits configure the default alpha value.
  • 0x40016920LTDC_L2BFCR// LTDC layer 2 blending factors configuration register

    • [0:2]BF2 (def=0x7) // blending factor 2 These bits select the blending factor F2
    • [8:10]BF1 (def=0x6) // blending factor 1 These bits select the blending factor F1.
  • 0x4001692CLTDC_L2CFBAR// LTDC layer 2 color frame buffer address register

    • [0:31]CFBADD (def=0x0) // color frame buffer start address These bits define the color frame buffer start address.
  • 0x40016930LTDC_L2CFBLR// LTDC layer 2 color frame buffer length register

    • [0:12]CFBLL (def=0x0) // color frame buffer line length These bits define the length of one line of pixels in bytes + 3. T
    • [16:28]CFBP (def=0x0) // color frame buffer pitch in bytes These bits define the pitch that is the increment from the start
  • 0x40016934LTDC_L2CFBLNR// LTDC layer 2 color frame buffer line number register

    • [0:10]CFBLNBR (def=0x0) // frame buffer line number These bits define the number of lines in the frame buffer that corresponds
  • 0x40016944LTDC_L2CLUTWR// LTDC layer 2 CLUT write register

    • [0:7]BLUE (def=0x0) // blue value These bits configure the blue value.
    • [8:15]GREEN (def=0x0) // green value These bits configure the green value.
    • [16:23]RED (def=0x0) // red value These bits configure the red value.
    • [24:31]CLUTADD (def=0x0) // CLUT address These bits configure the CLUT address (color position within the CLUT) of each RGB val
  interrupts:
  • [135] LCD_TFT // LTDC global interrupt
  • [136] LCD_TFT_ERR // LTDC global error interrupt
• 0x50016800SEC_LTDC//

  • 0x50016808LTDC_SSCR// LTDC synchronization size configuration register

    • [0:10]VSH (def=0x0) // vertical synchronization height (in units of horizontal scan line) These bits define the vertical S
    • [16:27]HSW (def=0x0) // horizontal synchronization width (in units of pixel clock period) These bits define the number of H
  • 0x5001680CLTDC_BPCR// LTDC back porch configuration register

    • [0:10]AVBP (def=0x0) // accumulated Vertical back porch (in units of horizontal scan line) These bits define the accumulate
    • [16:27]AHBP (def=0x0) // accumulated horizontal back porch (in units of pixel clock period) These bits define the accumulate
  • 0x50016810LTDC_AWCR// LTDC active width configuration register

    • [0:10]AAH (def=0x0) // accumulated active height (in units of horizontal scan line) These bits define the accumulated heig
    • [16:27]AAW (def=0x0) // accumulated active width (in units of pixel clock period) These bits define the accumulated active
  • 0x50016814LTDC_TWCR// LTDC total width configuration register

    • [0:10]TOTALH (def=0x0) // total height (in units of horizontal scan line) These bits defines the accumulated height which inc
    • [16:27]TOTALW (def=0x0) // total width (in units of pixel clock period) These bits defines the accumulated total width which i
  • 0x50016818LTDC_GCR// LTDC global control register

    • [0]LTDCEN (def=0x0) // LCD-TFT controller enable This bit is set and cleared by software.
    • [4:6]DBW (def=0x2) // dither blue width These bits return the dither blue bits.
    • [8:10]DGW (def=0x2) // dither green width These bits return the dither green bits.
    • [12:14]DRW (def=0x2) // dither red width These bits return the Dither Red Bits.
    • [16]DEN (def=0x0) // dither enable This bit is set and cleared by software.
    • [28]PCPOL (def=0x0) // pixel clock polarity This bit is set and cleared by software.
    • [29]DEPOL (def=0x0) // not data enable polarity This bit is set and cleared by software.
    • [30]VSPOL (def=0x0) // vertical synchronization polarity This bit is set and cleared by software.
    • [31]HSPOL (def=0x0) // horizontal synchronization polarity This bit is set and cleared by software.
  • 0x50016824LTDC_SRCR// LTDC shadow reload configuration register

    • [0]IMR (def=0x0) // immediate reload This bit is set by software and cleared only by hardware after reload.
    • [1]VBR (def=0x0) // vertical blanking reload This bit is set by software and cleared only by hardware after reload (it
  • 0x5001682CLTDC_BCCR// LTDC background color configuration register

    • [0:7]BCBLUE (def=0x0) // background color blue value These bits configure the background blue value.
    • [8:15]BCGREEN (def=0x0) // background color green value These bits configure the background green value.
    • [16:23]BCRED (def=0x0) // background color red value These bits configure the background red value.
  • 0x50016834LTDC_IER// LTDC interrupt enable register

    • [0]LIE (def=0x0) // line interrupt enable This bit is set and cleared by software.
    • [1]FUIE (def=0x0) // FIFO underrun interrupt enable This bit is set and cleared by software.
    • [2]TERRIE (def=0x0) // transfer error interrupt enable This bit is set and cleared by software.
    • [3]RRIE (def=0x0) // register reload interrupt enable This bit is set and cleared by software.
  • 0x50016838LTDC_ISR// LTDC interrupt status register

    • [0]LIF (def=0x0) // line interrupt flag
    • [1]FUIF (def=0x0) // FIFO underrun interrupt flag
    • [2]TERRIF (def=0x0) // transfer error interrupt flag
    • [3]RRIF (def=0x0) // register reload interrupt flag
  • 0x5001683CLTDC_ICR//

    • [0]CLIF (def=0x0) // clears the line interrupt flag
    • [1]CFUIF (def=0x0) // clears the FIFO underrun interrupt flag
    • [2]CTERRIF (def=0x0) // clears the transfer error interrupt flag
    • [3]CRRIF (def=0x0) // clears register reload interrupt flag
  • 0x50016840LTDC_LIPCR// LTDC line interrupt position configuration register

    • [0:10]LIPOS (def=0x0) // line interrupt position These bits configure the line interrupt position.
  • 0x50016844LTDC_CPSR//

    • [0:15]CYPOS (def=0x0) // current Y position These bits return the current Y position.
    • [16:31]CXPOS (def=0x0) // current X position These bits return the current X position.
  • 0x50016848LTDC_CDSR// LTDC current display status register

    • [0]VDES (def=0x1) // vertical data enable display status
    • [1]HDES (def=0x1) // horizontal data enable display status
    • [2]VSYNCS (def=0x1) // vertical synchronization display status
    • [3]HSYNCS (def=0x1) // horizontal synchronization display status
  • 0x50016884LTDC_L1CR//

    • [0]LEN (def=0x0) // layer enable This bit is set and cleared by software.
    • [1]COLKEN (def=0x0) // color keying enable This bit is set and cleared by software.
    • [4]CLUTEN (def=0x0) // color look-up table enable This bit is set and cleared by software. The CLUT is only meaningful for
  • 0x50016888LTDC_L1WHPCR// LTDC layer 1 window horizontal position configuration register

    • [0:11]WHSTPOS (def=0x0) // window horizontal start position These bits configure the first visible pixel of a line of the laye
    • [16:27]WHSPPOS (def=0x0) // window horizontal stop position These bits configure the last visible pixel of a line of the layer
  • 0x5001688CLTDC_L1WVPCR// LTDC layer 1 window vertical position configuration register

    • [0:10]WVSTPOS (def=0x0) // window vertical start position These bits configure the first visible line of the layer window. WVS
    • [16:26]WVSPPOS (def=0x0) // window vertical stop position These bits configure the last visible line of the layer window. WVSPP
  • 0x50016890LTDC_L1CKCR// LTDC layer 1 color keying configuration register

    • [0:7]CKBLUE (def=0x0) // color key blue value
    • [8:15]CKGREEN (def=0x0) // color key green value
    • [16:23]CKRED (def=0x0) // color key red value
  • 0x50016894LTDC_L1PFCR// LTDC layer 1 pixel format configuration register

    • [0:2]PF (def=0x0) // pixel format These bits configure the pixel format
  • 0x50016898LTDC_L1CACR// LTDC layer 1 constant alpha configuration register

    • [0:7]CONSTA (def=0xFF) // constant alpha These bits configure the constant alpha used for blending. The constant alpha is div
  • 0x5001689CLTDC_L1DCCR// LTDC layer 1 default color configuration register

    • [0:7]DCBLUE (def=0x0) // default color blue These bits configure the default blue value.
    • [8:15]DCGREEN (def=0x0) // default color green These bits configure the default green value.
    • [16:23]DCRED (def=0x0) // default color red These bits configure the default red value.
    • [24:31]DCALPHA (def=0x0) // default color alpha These bits configure the default alpha value.
  • 0x500168A0LTDC_L1BFCR// LTDC layer 1 blending factors configuration register

    • [0:2]BF2 (def=0x7) // blending factor 2 These bits select the blending factor F2
    • [8:10]BF1 (def=0x6) // blending factor 1 These bits select the blending factor F1.
  • 0x500168ACLTDC_L1CFBAR// LTDC layer 1 color frame buffer address register

    • [0:31]CFBADD (def=0x0) // color frame buffer start address These bits define the color frame buffer start address.
  • 0x500168B0LTDC_L1CFBLR// LTDC layer 1 color frame buffer length register

    • [0:12]CFBLL (def=0x0) // color frame buffer line length These bits define the length of one line of pixels in bytes + 3. T
    • [16:28]CFBP (def=0x0) // color frame buffer pitch in bytes These bits define the pitch that is the increment from the start
  • 0x500168B4LTDC_L1CFBLNR// LTDC layer 1 color frame buffer line number register

    • [0:10]CFBLNBR (def=0x0) // frame buffer line number These bits define the number of lines in the frame buffer that corresponds
  • 0x500168C4LTDC_L1CLUTWR// LTDC layer 1 CLUT write register

    • [0:7]BLUE (def=0x0) // blue value These bits configure the blue value.
    • [8:15]GREEN (def=0x0) // green value These bits configure the green value.
    • [16:23]RED (def=0x0) // red value These bits configure the red value.
    • [24:31]CLUTADD (def=0x0) // CLUT address These bits configure the CLUT address (color position within the CLUT) of each RGB val
  • 0x50016904LTDC_L2CR//

    • [0]LEN (def=0x0) // layer enable This bit is set and cleared by software.
    • [1]COLKEN (def=0x0) // color keying enable This bit is set and cleared by software.
    • [4]CLUTEN (def=0x0) // color look-up table enable This bit is set and cleared by software. The CLUT is only meaningful for
  • 0x50016908LTDC_L2WHPCR// LTDC layer 2 window horizontal position configuration register

    • [0:11]WHSTPOS (def=0x0) // window horizontal start position These bits configure the first visible pixel of a line of the laye
    • [16:27]WHSPPOS (def=0x0) // window horizontal stop position These bits configure the last visible pixel of a line of the layer
  • 0x5001690CLTDC_L2WVPCR// LTDC layer 2 window vertical position configuration register

    • [0:10]WVSTPOS (def=0x0) // window vertical start position These bits configure the first visible line of the layer window. WVS
    • [16:26]WVSPPOS (def=0x0) // window vertical stop position These bits configure the last visible line of the layer window. WVSPP
  • 0x50016910LTDC_L2CKCR// LTDC layer 2 color keying configuration register

    • [0:7]CKBLUE (def=0x0) // color key blue value
    • [8:15]CKGREEN (def=0x0) // color key green value
    • [16:23]CKRED (def=0x0) // color key red value
  • 0x50016914LTDC_L2PFCR// LTDC layer 2 pixel format configuration register

    • [0:2]PF (def=0x0) // pixel format These bits configure the pixel format
  • 0x50016918LTDC_L2CACR// LTDC layer 2 constant alpha configuration register

    • [0:7]CONSTA (def=0xFF) // constant alpha These bits configure the constant alpha used for blending. The constant alpha is div
  • 0x5001691CLTDC_L2DCCR// LTDC layer 2 default color configuration register

    • [0:7]DCBLUE (def=0x0) // default color blue These bits configure the default blue value.
    • [8:15]DCGREEN (def=0x0) // default color green These bits configure the default green value.
    • [16:23]DCRED (def=0x0) // default color red These bits configure the default red value.
    • [24:31]DCALPHA (def=0x0) // default color alpha These bits configure the default alpha value.
  • 0x50016920LTDC_L2BFCR// LTDC layer 2 blending factors configuration register

    • [0:2]BF2 (def=0x7) // blending factor 2 These bits select the blending factor F2
    • [8:10]BF1 (def=0x6) // blending factor 1 These bits select the blending factor F1.
  • 0x5001692CLTDC_L2CFBAR// LTDC layer 2 color frame buffer address register

    • [0:31]CFBADD (def=0x0) // color frame buffer start address These bits define the color frame buffer start address.
  • 0x50016930LTDC_L2CFBLR// LTDC layer 2 color frame buffer length register

    • [0:12]CFBLL (def=0x0) // color frame buffer line length These bits define the length of one line of pixels in bytes + 3. T
    • [16:28]CFBP (def=0x0) // color frame buffer pitch in bytes These bits define the pitch that is the increment from the start
  • 0x50016934LTDC_L2CFBLNR// LTDC layer 2 color frame buffer line number register

    • [0:10]CFBLNBR (def=0x0) // frame buffer line number These bits define the number of lines in the frame buffer that corresponds
  • 0x50016944LTDC_L2CLUTWR// LTDC layer 2 CLUT write register

    • [0:7]BLUE (def=0x0) // blue value These bits configure the blue value.
    • [8:15]GREEN (def=0x0) // green value These bits configure the green value.
    • [16:23]RED (def=0x0) // red value These bits configure the red value.
    • [24:31]CLUTADD (def=0x0) // CLUT address These bits configure the CLUT address (color position within the CLUT) of each RGB val
• 0x40025000MDF1// Multi-function digital filter

  • 0x40025000GCR// MDF global control register

    • [0]TRGO (def=0x0) // TRGO
    • [4:7]ILVNB (def=0x0) // ILVNB
  • 0x40025004CKGCR// MDF clock generator control register

    • [0]CKGDEN (def=0x0) // CKGDEN
    • [1]CCK0EN (def=0x0) // CCK0EN
    • [2]CCK1EN (def=0x0) // CCK1EN
    • [4]CKGMOD (def=0x0) // CKGMOD
    • [5]CCK0DIR (def=0x0) // CCK0DIR
    • [6]CCK1DIR (def=0x0) // CCK1DIR
    • [8]TRGSENS (def=0x0) // TRGSENS
    • [12:15]TRGSRC (def=0x0) // TRGSRC
    • [16:19]CCKDIV (def=0x0) // CCKDIV
    • [24:30]PROCDIV (def=0x0) // PROCDIV
    • [31]CKGACTIVE (def=0x0) // CKGACTIVE
  • 0x40025080MDF_SITF0CR// This register is used to control the serial interfaces (SITFx).

    • [0]SITFEN (def=0x0) // Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial
    • [1:2]SCKSRC (def=0x0) // Serial clock source Set and cleared by software. This bit is used to select the clock source of the
    • [4:5]SITFMOD (def=0x0) // Serial interface type Set and cleared by software. This field is used to defined the serial interfa
    • [8:12]STH (def=0x1F) // Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Man
    • [31]SITFACTIVE (def=0x0) // Serial interface Active flag Set and cleared by hardware. This flag must be used by the application
  • 0x40025100MDF_SITF1CR// This register is used to control the serial interfaces (SITFx).

    • [0]SITFEN (def=0x0) // Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial
    • [1:2]SCKSRC (def=0x0) // Serial clock source Set and cleared by software. This bit is used to select the clock source of the
    • [4:5]SITFMOD (def=0x0) // Serial interface type Set and cleared by software. This field is used to defined the serial interfa
    • [8:12]STH (def=0x1F) // Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Man
    • [31]SITFACTIVE (def=0x0) // Serial interface Active flag
  • 0x40025180MDF_SITF2CR// This register is used to control the serial interfaces (SITFx).

    • [0]SITFEN (def=0x0) // Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial
    • [1:2]SCKSRC (def=0x0) // Serial clock source Set and cleared by software. This bit is used to select the clock source of the
    • [4:5]SITFMOD (def=0x0) // Serial interface type Set and cleared by software. This field is used to defined the serial interfa
    • [8:12]STH (def=0x1F) // Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Man
    • [31]SITFACTIVE (def=0x0) // Serial interface Active flag
  • 0x40025200MDF_SITF3CR// This register is used to control the serial interfaces (SITFx).

    • [0]SITFEN (def=0x0) // Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial
    • [1:2]SCKSRC (def=0x0) // Serial clock source Set and cleared by software. This bit is used to select the clock source of the
    • [4:5]SITFMOD (def=0x0) // Serial interface type Set and cleared by software. This field is used to defined the serial interfa
    • [8:12]STH (def=0x1F) // Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Man
    • [31]SITFACTIVE (def=0x0) // Serial interface Active flag Set and cleared by hardware. This flag must be used by the application
  • 0x40025280MDF_SITF4CR// This register is used to control the serial interfaces (SITFx).

    • [0]SITFEN (def=0x0) // Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial
    • [1:2]SCKSRC (def=0x0) // Serial clock source Set and cleared by software. This bit is used to select the clock source of the
    • [4:5]SITFMOD (def=0x0) // Serial interface type Set and cleared by software. This field is used to defined the serial interfa
    • [8:12]STH (def=0x1F) // Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Man
    • [31]SITFACTIVE (def=0x0) // Serial interface Active flag Set and cleared by hardware. This flag must be used by the application
  • 0x40025300MDF_SITF5CR// This register is used to control the serial interfaces (SITFx).

    • [0]SITFEN (def=0x0) // Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial
    • [1:2]SCKSRC (def=0x0) // Serial clock source Set and cleared by software. This bit is used to select the clock source of the
    • [4:5]SITFMOD (def=0x0) // Serial interface type Set and cleared by software. This field is used to defined the serial interfa
    • [8:12]STH (def=0x1F) // Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Man
    • [31]SITFACTIVE (def=0x0) // Serial interface Active flag Set and cleared by hardware. This flag must be used by the application
  • 0x40025084MDF_BSMX0CR// This register is used to select the bitstream to be provided to the corresponding digital filter an

    • [0:4]BSSEL (def=0x0) // Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be p
    • [31]BSMXACTIVE (def=0x0) // BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x40025104MDF_BSMX1CR// This register is used to select the bitstream to be provided to the corresponding digital filter an

    • [0:4]BSSEL (def=0x0) // Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be p
    • [31]BSMXACTIVE (def=0x0) // BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x40025184MDF_BSMX2CR// This register is used to select the bitstream to be provided to the corresponding digital filter an

    • [0:4]BSSEL (def=0x0) // Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be p
    • [31]BSMXACTIVE (def=0x0) // BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x40025204MDF_BSMX3CR// This register is used to select the bitstream to be provided to the corresponding digital filter an

    • [0:4]BSSEL (def=0x0) // Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be p
    • [31]BSMXACTIVE (def=0x0) // BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x40025284MDF_BSMX4CR// This register is used to select the bitstream to be provided to the corresponding digital filter an

    • [0:4]BSSEL (def=0x0) // Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be p
    • [31]BSMXACTIVE (def=0x0) // BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x40025304MDF_BSMX5CR// This register is used to select the bitstream to be provided to the corresponding digital filter an

    • [0:4]BSSEL (def=0x0) // Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be p
    • [31]BSMXACTIVE (def=0x0) // BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x40025088MDF_DFLT0CR// This register is used to control the digital filter x.

    • [0]DFLTEN (def=0x0) // Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisi
    • [1]DMAEN (def=0x0) // DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA
    • [2]FTH (def=0x0) // RXFIFO Threshold selection Set and cleared by software.
    • [4:6]ACQMOD (def=0x0) // Digital filter Trigger mode Set and cleared by software. This field is used to select the filter tr
    • [8]TRGSENS (def=0x0) // Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to sel
    • [12:15]TRGSRC (def=0x0) // Digital filter Trigger signal selection, Set and cleared by software. This field is used to select
    • [16]SNPSFMT (def=0x0) // Snapshot data format Set and cleared by software. This field is used to select the data format for
    • [20:27]NBDIS (def=0x0) // Number of samples to be discarded Set and cleared by software. This field is used to define the num
    • [30]DFLTRUN (def=0x0) // Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filte
    • [31]DFLTACTIVE (def=0x0) // Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is
  • 0x40025108MDF_DFLT1CR// This register is used to control the digital filter x.

    • [0]DFLTEN (def=0x0) // Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisi
    • [1]DMAEN (def=0x0) // DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA
    • [2]FTH (def=0x0) // RXFIFO Threshold selection Set and cleared by software. This bit is used to select the RXFIFO thres
    • [4:6]ACQMOD (def=0x0) // Digital filter Trigger mode Set and cleared by software. This field is used to select the filter tr
    • [8]TRGSENS (def=0x0) // Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to sel
    • [12:15]TRGSRC (def=0x0) // Digital filter Trigger signal selection, Set and cleared by software. This field is used to select
    • [16]SNPSFMT (def=0x0) // Snapshot data format Set and cleared by software. This field is used to select the data format for
    • [20:27]NBDIS (def=0x0) // Number of samples to be discarded Set and cleared by software. This field is used to define the num
    • [30]DFLTRUN (def=0x0) // Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filte
    • [31]DFLTACTIVE (def=0x0) // Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is
  • 0x40025188MDF_DFLT2CR// This register is used to control the digital filter 2.

    • [0]DFLTEN (def=0x0) // Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisi
    • [1]DMAEN (def=0x0) // DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA
    • [2]FTH (def=0x0) // RXFIFO Threshold selection Set and cleared by software. This bit is used to select the RXFIFO thres
    • [4:6]ACQMOD (def=0x0) // Digital filter Trigger mode Set and cleared by software. This field is used to select the filter tr
    • [8]TRGSENS (def=0x0) // Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to sel
    • [12:15]TRGSRC (def=0x0) // Digital filter Trigger signal selection, Set and cleared by software. This field is used to select
    • [16]SNPSFMT (def=0x0) // Snapshot data format Set and cleared by software. This field is used to select the data format for
    • [20:27]NBDIS (def=0x0) // Number of samples to be discarded Set and cleared by software. This field is used to define the num
    • [30]DFLTRUN (def=0x0) // Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filte
    • [31]DFLTACTIVE (def=0x0) // Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is
  • 0x40025208MDF_DFLT3CR// This register is used to control the digital filter 3.

    • [0]DFLTEN (def=0x0) // Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisi
    • [1]DMAEN (def=0x0) // DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA
    • [2]FTH (def=0x0) // RXFIFO Threshold selection Set and cleared by software. This bit is used to select the RXFIFO thres
    • [4:6]ACQMOD (def=0x0) // Digital filter Trigger mode Set and cleared by software. This field is used to select the filter tr
    • [8]TRGSENS (def=0x0) // Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to sel
    • [12:15]TRGSRC (def=0x0) // Digital filter Trigger signal selection, Set and cleared by software. This field is used to select
    • [16]SNPSFMT (def=0x0) // Snapshot data format Set and cleared by software. This field is used to select the data format for
    • [20:27]NBDIS (def=0x0) // Number of samples to be discarded Set and cleared by software. This field is used to define the num
    • [30]DFLTRUN (def=0x0) // Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filte
    • [31]DFLTACTIVE (def=0x0) // Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is
  • 0x40025288MDF_DFLT4CR// This register is used to control the digital filter 4.

    • [0]DFLTEN (def=0x0) // Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisi
    • [1]DMAEN (def=0x0) // DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA
    • [2]FTH (def=0x0) // RXFIFO Threshold selection Set and cleared by software. This bit is used to select the RXFIFO thres
    • [4:6]ACQMOD (def=0x0) // Digital filter Trigger mode Set and cleared by software. This field is used to select the filter tr
    • [8]TRGSENS (def=0x0) // Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to sel
    • [12:15]TRGSRC (def=0x0) // Digital filter Trigger signal selection, Set and cleared by software. This field is used to select
    • [16]SNPSFMT (def=0x0) // Snapshot data format Set and cleared by software. This field is used to select the data format for
    • [20:27]NBDIS (def=0x0) // Number of samples to be discarded Set and cleared by software. This field is used to define the num
    • [30]DFLTRUN (def=0x0) // Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filte
    • [31]DFLTACTIVE (def=0x0) // Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is
  • 0x40025308MDF_DFLT5CR// This register is used to control the digital filter x.

    • [0]DFLTEN (def=0x0) // Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisi
    • [1]DMAEN (def=0x0) // DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA
    • [2]FTH (def=0x0) // RXFIFO Threshold selection Set and cleared by software. This bit is used to select the RXFIFO thres
    • [4:6]ACQMOD (def=0x0) // Digital filter Trigger mode Set and cleared by software. This field is used to select the filter tr
    • [8]TRGSENS (def=0x0) // Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to sel
    • [12:15]TRGSRC (def=0x0) // Digital filter Trigger signal selection, Set and cleared by software. This field is used to select
    • [16]SNPSFMT (def=0x0) // Snapshot data format Set and cleared by software. This field is used to select the data format for
    • [20:27]NBDIS (def=0x0) // Number of samples to be discarded Set and cleared by software. This field is used to define the num
    • [30]DFLTRUN (def=0x0) // Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filte
    • [31]DFLTACTIVE (def=0x0) // Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is
  • 0x4002508CMDF_DFLT0CICR// This register is used to control the main CIC filter.

    • [0:1]DATSRC (def=0x0) // Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from t
    • [4:6]CICMOD (def=0x0) // Select the CIC mode Set and cleared by software. This field allows the application to select the co
    • [8:16]MCICD (def=0x0) // CIC decimation ratio selection Set and cleared by software. This bit is used to allow the applicati
    • [20:25]SCALE (def=0x0) // Scaling factor selection Set and cleared by software. This field is used to allow the application t
  • 0x4002510CMDF_DFLT1CICR// This register is used to control the main CIC filter.

    • [0:1]DATSRC (def=0x0) // Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from t
    • [4:6]CICMOD (def=0x0) // Select the CIC mode Set and cleared by software. This field allows the application to select the co
    • [8:16]MCICD (def=0x0) // CIC decimation ratio selection Set and cleared by software. This bit is used to allow the applicati
    • [20:25]SCALE (def=0x0) // Scaling factor selection Set and cleared by software. This field is used to allow the application t
  • 0x4002518CMDF_DFLT2CICR// This register is used to control the main CIC filter.

    • [0:1]DATSRC (def=0x0) // Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from t
    • [4:6]CICMOD (def=0x0) // Select the CIC mode Set and cleared by software. This field allows the application to select the co
    • [8:16]MCICD (def=0x0) // CIC decimation ratio selection Set and cleared by software. This bit is used to allow the applicati
    • [20:25]SCALE (def=0x0) // Scaling factor selection Set and cleared by software. This field is used to allow the application t
  • 0x4002520CMDF_DFLT3CICR// This register is used to control the main CIC filter.

    • [0:1]DATSRC (def=0x0) // Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from t
    • [4:6]CICMOD (def=0x0) // Select the CIC mode Set and cleared by software. This field allows the application to select the co
    • [8:16]MCICD (def=0x0) // CIC decimation ratio selection Set and cleared by software. This bit is used to allow the applicati
    • [20:25]SCALE (def=0x0) // Scaling factor selection Set and cleared by software. This field is used to allow the application t
  • 0x4002528CMDF_DFLT4CICR// This register is used to control the main CIC filter.

    • [0:1]DATSRC (def=0x0) // Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from t
    • [4:6]CICMOD (def=0x0) // Select the CIC mode Set and cleared by software. This field allows the application to select the co
    • [8:16]MCICD (def=0x0) // CIC decimation ratio selection Set and cleared by software. This bit is used to allow the applicati
    • [20:25]SCALE (def=0x0) // Scaling factor selection Set and cleared by software. This field is used to allow the application t
  • 0x4002530CMDF_DFLT5CICR// This register is used to control the main CIC filter.

    • [0:1]DATSRC (def=0x0) // Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from t
    • [4:6]CICMOD (def=0x0) // Select the CIC mode Set and cleared by software. This field allows the application to select the co
    • [8:16]MCICD (def=0x0) // CIC decimation ratio selection Set and cleared by software. This bit is used to allow the applicati
    • [20:25]SCALE (def=0x0) // Scaling factor selection Set and cleared by software. This field is used to allow the application t
  • 0x40025090MDF_DFLT0RSFR// This register is used to control the reshape and HPF filters.

    • [0]RSFLTBYP (def=0x0) // Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter a
    • [4]RSFLTD (def=0x0) // Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decima
    • [7]HPFBYP (def=0x0) // High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filte
    • [8:9]HPFC (def=0x0) // High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cu
  • 0x40025110MDF_DFLT1RSFR// This register is used to control the reshape and HPF filters.

    • [0]RSFLTBYP (def=0x0) // Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter a
    • [4]RSFLTD (def=0x0) // Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decima
    • [7]HPFBYP (def=0x0) // High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filte
    • [8:9]HPFC (def=0x0) // High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cu
  • 0x40025190MDF_DFLT2RSFR// This register is used to control the reshape and HPF filters.

    • [0]RSFLTBYP (def=0x0) // Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter a
    • [4]RSFLTD (def=0x0) // Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decima
    • [7]HPFBYP (def=0x0) // High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filte
    • [8:9]HPFC (def=0x0) // High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cu
  • 0x40025210MDF_DFLT3RSFR// This register is used to control the reshape and HPF filters.

    • [0]RSFLTBYP (def=0x0) // Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter a
    • [4]RSFLTD (def=0x0) // Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decima
    • [7]HPFBYP (def=0x0) // High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filte
    • [8:9]HPFC (def=0x0) // High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cu
  • 0x40025290MDF_DFLT4RSFR// This register is used to control the reshape and HPF filters.

    • [0]RSFLTBYP (def=0x0) // Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter a
    • [4]RSFLTD (def=0x0) // Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decima
    • [7]HPFBYP (def=0x0) // High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filte
    • [8:9]HPFC (def=0x0) // High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cu
  • 0x40025310MDF_DFLT5RSFR// This register is used to control the reshape and HPF filters.

    • [0]RSFLTBYP (def=0x0) // Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter a
    • [4]RSFLTD (def=0x0) // Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decima
    • [7]HPFBYP (def=0x0) // High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filte
    • [8:9]HPFC (def=0x0) // High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cu
  • 0x40025094MDF_DFLT0INTR// This register is used to the integrator (INT) settings.

    • [0:1]INTDIV (def=0x0) // Integrator output division Set and cleared by software. This bit is used to rescale the signal at t
    • [4:10]INTVAL (def=0x0) // Integration value selection Set and cleared by software. This field is used to select the integrati
  • 0x40025114MDF_DFLT1INTR// This register is used to the integrator (INT) settings.

    • [0:1]INTDIV (def=0x0) // Integrator output division Set and cleared by software. This bit is used to rescale the signal at t
    • [4:10]INTVAL (def=0x0) // Integration value selection Set and cleared by software. This field is used to select the integrati
  • 0x40025194MDF_DFLT2INTR// This register is used to the integrator (INT) settings.

    • [0:1]INTDIV (def=0x0) // Integrator output division Set and cleared by software. This bit is used to rescale the signal at t
    • [4:10]INTVAL (def=0x0) // Integration value selection Set and cleared by software. This field is used to select the integrati
  • 0x40025214MDF_DFLT3INTR// This register is used to the integrator (INT) settings.

    • [0:1]INTDIV (def=0x0) // Integrator output division Set and cleared by software. This bit is used to rescale the signal at t
    • [4:10]INTVAL (def=0x0) // Integration value selection Set and cleared by software. This field is used to select the integrati
  • 0x40025294MDF_DFLT4INTR// This register is used to the integrator (INT) settings.

    • [0:1]INTDIV (def=0x0) // Integrator output division Set and cleared by software. This bit is used to rescale the signal at t
    • [4:10]INTVAL (def=0x0) // Integration value selection Set and cleared by software. This field is used to select the integrati
  • 0x40025314MDF_DFLT5INTR// This register is used to the integrator (INT) settings.

    • [0:1]INTDIV (def=0x0) // Integrator output division Set and cleared by software. This bit is used to rescale the signal at t
    • [4:10]INTVAL (def=0x0) // Integration value selection Set and cleared by software. This field is used to select the integrati
  • 0x40025098MDF_OLD0CR// This register is used to configure the Out-of Limit Detector function.

    • [0]OLDEN (def=0x0) // Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value)
    • [1]THINB (def=0x0) // Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is low
    • [4:7]BKOLD (def=0x0) // Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break
    • [12:13]ACICN (def=0x0) // OLD CIC order selection Set and cleared by software. This field allows the application to select th
    • [17:21]ACICD (def=0x0) // OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the app
    • [31]OLDACTIVE (def=0x0) // OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x40025118MDF_OLD1CR// This register is used to configure the Out-of Limit Detector function.

    • [0]OLDEN (def=0x0) // Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value)
    • [1]THINB (def=0x0) // Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is low
    • [4:7]BKOLD (def=0x0) // Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break
    • [12:13]ACICN (def=0x0) // OLD CIC order selection Set and cleared by software. This field allows the application to select th
    • [17:21]ACICD (def=0x0) // OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the app
    • [31]OLDACTIVE (def=0x0) // OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x40025198MDF_OLD2CR// This register is used to configure the Out-of Limit Detector function.

    • [0]OLDEN (def=0x0) // Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value)
    • [1]THINB (def=0x0) // Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is low
    • [4:7]BKOLD (def=0x0) // Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break
    • [12:13]ACICN (def=0x0) // OLD CIC order selection Set and cleared by software. This field allows the application to select th
    • [17:21]ACICD (def=0x0) // OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the app
    • [31]OLDACTIVE (def=0x0) // OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x40025218MDF_OLD3CR// This register is used to configure the Out-of Limit Detector function.

    • [0]OLDEN (def=0x0) // Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value)
    • [1]THINB (def=0x0) // Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is low
    • [4:7]BKOLD (def=0x0) // Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break
    • [12:13]ACICN (def=0x0) // OLD CIC order selection Set and cleared by software. This field allows the application to select th
    • [17:21]ACICD (def=0x0) // OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the app
    • [31]OLDACTIVE (def=0x0) // OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x40025298MDF_OLD4CR// This register is used to configure the Out-of Limit Detector function.

    • [0]OLDEN (def=0x0) // Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value)
    • [1]THINB (def=0x0) // Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is low
    • [4:7]BKOLD (def=0x0) // Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break
    • [12:13]ACICN (def=0x0) // OLD CIC order selection Set and cleared by software. This field allows the application to select th
    • [17:21]ACICD (def=0x0) // OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the app
    • [31]OLDACTIVE (def=0x0) // OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x40025318MDF_OLD5CR// This register is used to configure the Out-of Limit Detector function.

    • [0]OLDEN (def=0x0) // Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value)
    • [1]THINB (def=0x0) // Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is low
    • [4:7]BKOLD (def=0x0) // Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break
    • [12:13]ACICN (def=0x0) // OLD CIC order selection Set and cleared by software. This field allows the application to select th
    • [17:21]ACICD (def=0x0) // OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the app
    • [31]OLDACTIVE (def=0x0) // OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x4002509CMDF_OLD0THLR// This register is used for the adjustment of the Out-off Limit low threshold.

    • [0:25]OLDTHL (def=0x0) // OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The r
  • 0x4002511CMDF_OLD1THLR// This register is used for the adjustment of the Out-off Limit low threshold.

    • [0:25]OLDTHL (def=0x0) // OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The r
  • 0x4002519CMDF_OLD2THLR// This register is used for the adjustment of the Out-off Limit low threshold.

    • [0:25]OLDTHL (def=0x0) // OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The r
  • 0x4002521CMDF_OLD3THLR// This register is used for the adjustment of the Out-off Limit low threshold.

    • [0:25]OLDTHL (def=0x0) // OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The r
  • 0x4002529CMDF_OLD4THLR// This register is used for the adjustment of the Out-off Limit low threshold.

    • [0:25]OLDTHL (def=0x0) // OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The r
  • 0x4002531CMDF_OLD5THLR// This register is used for the adjustment of the Out-off Limit low threshold.

    • [0:25]OLDTHL (def=0x0) // OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The r
  • 0x400250A0MDF_OLD0THHR// This register is used for the adjustment of the Out-off Limit high threshold.

    • [0:25]OLDTHH (def=0x0) // OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The
  • 0x40025120MDF_OLD1THHR// This register is used for the adjustment of the Out-off Limit high threshold.

    • [0:25]OLDTHH (def=0x0) // OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The
  • 0x400251A0MDF_OLD2THHR// This register is used for the adjustment of the Out-off Limit high threshold.

    • [0:25]OLDTHH (def=0x0) // OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The
  • 0x40025220MDF_OLD3THHR// This register is used for the adjustment of the Out-off Limit high threshold.

    • [0:25]OLDTHH (def=0x0) // OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The
  • 0x400252A0MDF_OLD4THHR// This register is used for the adjustment of the Out-off Limit high threshold.

    • [0:25]OLDTHH (def=0x0) // OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The
  • 0x40025320MDF_OLD5THHR// This register is used for the adjustment of the Out-off Limit high threshold.

    • [0:25]OLDTHH (def=0x0) // OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The
  • 0x400250A4MDF_DLY0CR// This register is used for the adjustment stream delays.

    • [0:6]SKPDLY (def=0x0) // Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that
    • [31]SKPBF (def=0x0) // Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence
  • 0x40025124MDF_DLY1CR// This register is used for the adjustment stream delays.

    • [0:6]SKPDLY (def=0x0) // Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that
    • [31]SKPBF (def=0x0) // Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence
  • 0x400251A4MDF_DLY2CR// This register is used for the adjustment stream delays.

    • [0:6]SKPDLY (def=0x0) // Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that
    • [31]SKPBF (def=0x0) // Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence
  • 0x40025224MDF_DLY3CR// This register is used for the adjustment stream delays.

    • [0:6]SKPDLY (def=0x0) // Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that
    • [31]SKPBF (def=0x0) // Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence
  • 0x400252A4MDF_DLY4CR// This register is used for the adjustment stream delays.

    • [0:6]SKPDLY (def=0x0) // Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that
    • [31]SKPBF (def=0x0) // Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence
  • 0x40025324MDF_DLY5CR// This register is used for the adjustment stream delays.

    • [0:6]SKPDLY (def=0x0) // Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that
    • [31]SKPBF (def=0x0) // Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence
  • 0x400250A8MDF_SCD0CR// This register is used for the adjustment stream delays.

    • [0]SCDEN (def=0x0) // Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disab
    • [4:7]BKSCD (def=0x0) // Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break
    • [12:19]SCDT (def=0x0) // Short-circuit detector threshold Set and cleared by software. These bits are written by software to
    • [31]SCDACTIVE (def=0x0) // SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x40025128MDF_SCD1CR// This register is used for the adjustment stream delays.

    • [0]SCDEN (def=0x0) // Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disab
    • [4:7]BKSCD (def=0x0) // Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break
    • [12:19]SCDT (def=0x0) // Short-circuit detector threshold Set and cleared by software. These bits are written by software to
    • [31]SCDACTIVE (def=0x0) // SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x400251A8MDF_SCD2CR// This register is used for the adjustment stream delays.

    • [0]SCDEN (def=0x0) // Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disab
    • [4:7]BKSCD (def=0x0) // Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break
    • [12:19]SCDT (def=0x0) // Short-circuit detector threshold Set and cleared by software. These bits are written by software to
    • [31]SCDACTIVE (def=0x0) // SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x40025228MDF_SCD3CR// This register is used for the adjustment stream delays.

    • [0]SCDEN (def=0x0) // Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disab
    • [4:7]BKSCD (def=0x0) // Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break
    • [12:19]SCDT (def=0x0) // Short-circuit detector threshold Set and cleared by software. These bits are written by software to
    • [31]SCDACTIVE (def=0x0) // SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x400252A8MDF_SCD4CR// This register is used for the adjustment stream delays.

    • [0]SCDEN (def=0x0) // Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disab
    • [4:7]BKSCD (def=0x0) // Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break
    • [12:19]SCDT (def=0x0) // Short-circuit detector threshold Set and cleared by software. These bits are written by software to
    • [31]SCDACTIVE (def=0x0) // SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x40025328MDF_SCD5CR// This register is used for the adjustment stream delays.

    • [0]SCDEN (def=0x0) // Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disab
    • [4:7]BKSCD (def=0x0) // Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break
    • [12:19]SCDT (def=0x0) // Short-circuit detector threshold Set and cleared by software. These bits are written by software to
    • [31]SCDACTIVE (def=0x0) // SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x400250ACMDF_DFLT0IER// This register is used for allowing or not the events to generate an interrupt.

    • [0]FTHIE (def=0x0) // RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disa
    • [1]DOVRIE (def=0x0) // Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled -
    • [2]SSDRIE (def=0x0) // Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrup
    • [4]OLDIE (def=0x0) // Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: O
    • [7]SSOVRIE (def=0x0) // Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disa
    • [8]SCDIE (def=0x0) // Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled -
    • [9]SATIE (def=0x0) // Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabl
    • [10]CKABIE (def=0x0) // Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt
    • [11]RFOVRIE (def=0x0) // Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun in
  • 0x400250B0MDF_DFLT0ISR// MDF DFLT0 interrupt status register 0

    • [0]FTHF (def=0x0) // FTHF
    • [1]DOVRF (def=0x0) // Data overflow flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Readin
    • [2]SSDRF (def=0x0) // Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [3]RXNEF (def=0x0) // RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading 0 m
    • [4]OLDF (def=0x0) // Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . - 0
    • [5]THLF (def=0x0) // Low threshold status flag Set by hardware, and cleared by software by writing this bit to 1 . This
    • [6]THHF (def=0x0) // High threshold status flag Set by hardware, and cleared by software by writing this bit to 1 . Thi
    • [7]SSOVRF (def=0x0) // Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [8]SCDF (def=0x0) // Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [9]SATF (def=0x0) // Saturation detection flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [10]CKABF (def=0x0) // Clock absence detection flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [11]RFOVRF (def=0x0) // Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit
  • 0x4002512CMDF_DFLT1IER// MDF DFLTx interrupt enable register x

    • [0]FTHIE (def=0x0) // RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disa
    • [1]DOVRIE (def=0x0) // Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled -
    • [2]SSDRIE (def=0x0) // Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrup
    • [4]OLDIE (def=0x0) // Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: O
    • [7]SSOVRIE (def=0x0) // Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disa
    • [8]SCDIE (def=0x0) // Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled -
    • [9]SATIE (def=0x0) // Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabl
    • [10]CKABIE (def=0x0) // Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt
    • [11]RFOVRIE (def=0x0) // Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun in
  • 0x400251ACMDF_DFLT2IER// MDF DFLTx interrupt enable register x

    • [0]FTHIE (def=0x0) // RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disa
    • [1]DOVRIE (def=0x0) // Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled -
    • [2]SSDRIE (def=0x0) // Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrup
    • [4]OLDIE (def=0x0) // Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: O
    • [7]SSOVRIE (def=0x0) // Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disa
    • [8]SCDIE (def=0x0) // Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled -
    • [9]SATIE (def=0x0) // Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabl
    • [10]CKABIE (def=0x0) // Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt
    • [11]RFOVRIE (def=0x0) // Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun in
  • 0x4002522CMDF_DFLT3IER// MDF DFLTx interrupt enable register x

    • [0]FTHIE (def=0x0) // RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disa
    • [1]DOVRIE (def=0x0) // Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled -
    • [2]SSDRIE (def=0x0) // Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrup
    • [4]OLDIE (def=0x0) // Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: O
    • [7]SSOVRIE (def=0x0) // Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disa
    • [8]SCDIE (def=0x0) // Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled -
    • [9]SATIE (def=0x0) // Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabl
    • [10]CKABIE (def=0x0) // Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt
    • [11]RFOVRIE (def=0x0) // Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun in
  • 0x400252ACMDF_DFLT4IER// MDF DFLTx interrupt enable register x

    • [0]FTHIE (def=0x0) // RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disa
    • [1]DOVRIE (def=0x0) // Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled -
    • [2]SSDRIE (def=0x0) // Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrup
    • [4]OLDIE (def=0x0) // Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: O
    • [7]SSOVRIE (def=0x0) // Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disa
    • [8]SCDIE (def=0x0) // Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled -
    • [9]SATIE (def=0x0) // Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabl
    • [10]CKABIE (def=0x0) // Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt
    • [11]RFOVRIE (def=0x0) // Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun in
  • 0x4002532CMDF_DFLT5IER// MDF DFLTx interrupt enable register x

    • [0]FTHIE (def=0x0) // RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disa
    • [1]DOVRIE (def=0x0) // Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled -
    • [2]SSDRIE (def=0x0) // Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrup
    • [4]OLDIE (def=0x0) // Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: O
    • [7]SSOVRIE (def=0x0) // Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disa
    • [8]SCDIE (def=0x0) // Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled -
    • [9]SATIE (def=0x0) // Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabl
    • [10]CKABIE (def=0x0) // Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt
    • [11]RFOVRIE (def=0x0) // Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun in
  • 0x40025130MDF_DFLT1ISR// This register contains the status flags for each digital filter path.

    • [0]FTHF (def=0x0) // RXFIFO threshold flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [1]DOVRF (def=0x0) // Data overflow flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Readin
    • [2]SSDRF (def=0x0) // Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [3]RXNEF (def=0x0) // RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading 0 m
    • [4]OLDF (def=0x0) // Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . - 0
    • [5]THLF (def=0x0) // Low threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . This
    • [6]THHF (def=0x0) // High threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . Thi
    • [7]SSOVRF (def=0x0) // Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [8]SCDF (def=0x0) // Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [9]SATF (def=0x0) // Saturation detection flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [10]CKABF (def=0x0) // Clock absence detection flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [11]RFOVRF (def=0x0) // Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit
  • 0x400251B0MDF_DFLT2ISR// This register contains the status flags for each digital filter path.

    • [0]FTHF (def=0x0) // RXFIFO threshold flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [1]DOVRF (def=0x0) // Data overflow flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Readin
    • [2]SSDRF (def=0x0) // Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [3]RXNEF (def=0x0) // RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading 0 m
    • [4]OLDF (def=0x0) // Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . - 0
    • [5]THLF (def=0x0) // Low threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . This
    • [6]THHF (def=0x0) // High threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . Thi
    • [7]SSOVRF (def=0x0) // Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [8]SCDF (def=0x0) // Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [9]SATF (def=0x0) // Saturation detection flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [10]CKABF (def=0x0) // Clock absence detection flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [11]RFOVRF (def=0x0) // Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit
  • 0x40025230MDF_DFLT3ISR// This register contains the status flags for each digital filter path.

    • [0]FTHF (def=0x0) // RXFIFO threshold flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [1]DOVRF (def=0x0) // Data overflow flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Readin
    • [2]SSDRF (def=0x0) // Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [3]RXNEF (def=0x0) // RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading 0 m
    • [4]OLDF (def=0x0) // Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . - 0
    • [5]THLF (def=0x0) // Low threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . This
    • [6]THHF (def=0x0) // High threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . Thi
    • [7]SSOVRF (def=0x0) // Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [8]SCDF (def=0x0) // Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [9]SATF (def=0x0) // Saturation detection flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [10]CKABF (def=0x0) // Clock absence detection flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [11]RFOVRF (def=0x0) // Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit
  • 0x400252B0MDF_DFLT4ISR// This register contains the status flags for each digital filter path.

    • [0]FTHF (def=0x0) // RXFIFO threshold flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [1]DOVRF (def=0x0) // Data overflow flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Readin
    • [2]SSDRF (def=0x0) // Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [3]RXNEF (def=0x0) // RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading 0 m
    • [4]OLDF (def=0x0) // Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . - 0
    • [5]THLF (def=0x0) // Low threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . This
    • [6]THHF (def=0x0) // High threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . Thi
    • [7]SSOVRF (def=0x0) // Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [8]SCDF (def=0x0) // Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [9]SATF (def=0x0) // Saturation detection flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [10]CKABF (def=0x0) // Clock absence detection flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [11]RFOVRF (def=0x0) // Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit
  • 0x40025330MDF_DFLT5ISR// This register contains the status flags for each digital filter path.

    • [0]FTHF (def=0x0) // RXFIFO threshold flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [1]DOVRF (def=0x0) // Data overflow flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Readin
    • [2]SSDRF (def=0x0) // Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [3]RXNEF (def=0x0) // RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading 0 m
    • [4]OLDF (def=0x0) // Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . - 0
    • [5]THLF (def=0x0) // Low threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . This
    • [6]THHF (def=0x0) // High threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . Thi
    • [7]SSOVRF (def=0x0) // Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [8]SCDF (def=0x0) // Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [9]SATF (def=0x0) // Saturation detection flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [10]CKABF (def=0x0) // Clock absence detection flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [11]RFOVRF (def=0x0) // Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit
  • 0x400250B4MDF_OEC0CR// This register contains the offset compensation value.

    • [0:25]OFFSET (def=0x0) // Offset error compensation Set and cleared by software. If the application attempts to write a new o
  • 0x40025134MDF_OEC1CR// This register contains the offset compensation value.

    • [0:25]OFFSET (def=0x0) // Offset error compensation Set and cleared by software. If the application attempts to write a new o
  • 0x400251B4MDF_OEC2CR// This register contains the offset compensation value.

    • [0:25]OFFSET (def=0x0) // Offset error compensation Set and cleared by software. If the application attempts to write a new o
  • 0x40025234MDF_OEC3CR// This register contains the offset compensation value.

    • [0:25]OFFSET (def=0x0) // Offset error compensation Set and cleared by software. If the application attempts to write a new o
  • 0x400252B4MDF_OEC4CR// This register contains the offset compensation value.

    • [0:25]OFFSET (def=0x0) // Offset error compensation Set and cleared by software. If the application attempts to write a new o
  • 0x40025334MDF_OEC5CR// This register contains the offset compensation value.

    • [0:25]OFFSET (def=0x0) // Offset error compensation Set and cleared by software. If the application attempts to write a new o
  • 0x400250ECMDF_SNPS0DR// This register is used to read the data processed by each digital filter in snapshot mode.

    • [0:8]MCICDC (def=0x0) // Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT
    • [9:15]EXTSDR (def=0x0) // Extended data size If SNPSFMT = 0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data pro
    • [16:31]SDR (def=0x0) // Contains the 16 MSB of the last valid data processed by the digital filter.
  • 0x4002516CMDF_SNPS1DR// This register is used to read the data processed by each digital filter in snapshot mode.

    • [0:8]MCICDC (def=0x0) // Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT
    • [9:15]EXTSDR (def=0x0) // Extended data size If SNPSFMT = 0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data pro
    • [16:31]SDR (def=0x0) // Contains the 16 MSB of the last valid data processed by the digital filter.
  • 0x400251ECMDF_SNPS2DR// This register is used to read the data processed by each digital filter in snapshot mode.

    • [0:8]MCICDC (def=0x0) // Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT
    • [9:15]EXTSDR (def=0x0) // Extended data size If SNPSFMT = 0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data pro
    • [16:31]SDR (def=0x0) // Contains the 16 MSB of the last valid data processed by the digital filter.
  • 0x4002526CMDF_SNPS3DR// This register is used to read the data processed by each digital filter in snapshot mode.

    • [0:8]MCICDC (def=0x0) // Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT
    • [9:15]EXTSDR (def=0x0) // Extended data size If SNPSFMT = 0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data pro
    • [16:31]SDR (def=0x0) // Contains the 16 MSB of the last valid data processed by the digital filter.
  • 0x400252ECMDF_SNPS4DR// This register is used to read the data processed by each digital filter in snapshot mode.

    • [0:8]MCICDC (def=0x0) // Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT
    • [9:15]EXTSDR (def=0x0) // Extended data size If SNPSFMT = 0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data pro
    • [16:31]SDR (def=0x0) // Contains the 16 MSB of the last valid data processed by the digital filter.
  • 0x4002536CMDF_SNPS5DR// This register is used to read the data processed by each digital filter in snapshot mode.

    • [0:8]MCICDC (def=0x0) // Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT
    • [9:15]EXTSDR (def=0x0) // Extended data size If SNPSFMT = 0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data pro
    • [16:31]SDR (def=0x0) // Contains the 16 MSB of the last valid data processed by the digital filter.
  • 0x400250F0MDF_DFLT0DR// This register is used to read the data processed by each digital filter.

    • [8:31]DR (def=0x0) // Data processed by digital filter.
  • 0x40025170MDF_DFLT1DR// This register is used to read the data processed by each digital filter.

    • [8:31]DR (def=0x0) // Data processed by digital filter.
  • 0x400251F0MDF_DFLT2DR// This register is used to read the data processed by each digital filter.

    • [8:31]DR (def=0x0) // Data processed by digital filter.
  • 0x40025270MDF_DFLT3DR// This register is used to read the data processed by each digital filter.

    • [8:31]DR (def=0x0) // Data processed by digital filter.
  • 0x400252F0MDF_DFLT4DR// This register is used to read the data processed by each digital filter.

    • [8:31]DR (def=0x0) // Data processed by digital filter.
  • 0x40025370MDF_DFLT5DR// This register is used to read the data processed by each digital filter.

    • [8:31]DR (def=0x0) // Data processed by digital filter.
  interrupts:
  • [102] MDF1_FLT0 // MDF1 filter 0 global interrupt
  • [103] MDF1_FLT1 // MDF1 filter 1 global interrupt
  • [104] MDF1_FLT2 // MDF1 filter 2 global interrupt
  • [105] MDF1_FLT3 // MDF1 filter 3 global interrupt
  • [121] MDF1_FLT4 // MDF1 filter 4 global interrupt
  • [122] MDF1_FLT5 // MDF1 filter 5 global interrupt
• 0x50025000SEC_MDF1//

  • 0x50025000GCR// MDF global control register

    • [0]TRGO (def=0x0) // TRGO
    • [4:7]ILVNB (def=0x0) // ILVNB
  • 0x50025004CKGCR// MDF clock generator control register

    • [0]CKGDEN (def=0x0) // CKGDEN
    • [1]CCK0EN (def=0x0) // CCK0EN
    • [2]CCK1EN (def=0x0) // CCK1EN
    • [4]CKGMOD (def=0x0) // CKGMOD
    • [5]CCK0DIR (def=0x0) // CCK0DIR
    • [6]CCK1DIR (def=0x0) // CCK1DIR
    • [8]TRGSENS (def=0x0) // TRGSENS
    • [12:15]TRGSRC (def=0x0) // TRGSRC
    • [16:19]CCKDIV (def=0x0) // CCKDIV
    • [24:30]PROCDIV (def=0x0) // PROCDIV
    • [31]CKGACTIVE (def=0x0) // CKGACTIVE
  • 0x50025080MDF_SITF0CR// This register is used to control the serial interfaces (SITFx).

    • [0]SITFEN (def=0x0) // Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial
    • [1:2]SCKSRC (def=0x0) // Serial clock source Set and cleared by software. This bit is used to select the clock source of the
    • [4:5]SITFMOD (def=0x0) // Serial interface type Set and cleared by software. This field is used to defined the serial interfa
    • [8:12]STH (def=0x1F) // Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Man
    • [31]SITFACTIVE (def=0x0) // Serial interface Active flag Set and cleared by hardware. This flag must be used by the application
  • 0x50025100MDF_SITF1CR// This register is used to control the serial interfaces (SITFx).

    • [0]SITFEN (def=0x0) // Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial
    • [1:2]SCKSRC (def=0x0) // Serial clock source Set and cleared by software. This bit is used to select the clock source of the
    • [4:5]SITFMOD (def=0x0) // Serial interface type Set and cleared by software. This field is used to defined the serial interfa
    • [8:12]STH (def=0x1F) // Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Man
    • [31]SITFACTIVE (def=0x0) // Serial interface Active flag
  • 0x50025180MDF_SITF2CR// This register is used to control the serial interfaces (SITFx).

    • [0]SITFEN (def=0x0) // Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial
    • [1:2]SCKSRC (def=0x0) // Serial clock source Set and cleared by software. This bit is used to select the clock source of the
    • [4:5]SITFMOD (def=0x0) // Serial interface type Set and cleared by software. This field is used to defined the serial interfa
    • [8:12]STH (def=0x1F) // Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Man
    • [31]SITFACTIVE (def=0x0) // Serial interface Active flag
  • 0x50025200MDF_SITF3CR// This register is used to control the serial interfaces (SITFx).

    • [0]SITFEN (def=0x0) // Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial
    • [1:2]SCKSRC (def=0x0) // Serial clock source Set and cleared by software. This bit is used to select the clock source of the
    • [4:5]SITFMOD (def=0x0) // Serial interface type Set and cleared by software. This field is used to defined the serial interfa
    • [8:12]STH (def=0x1F) // Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Man
    • [31]SITFACTIVE (def=0x0) // Serial interface Active flag Set and cleared by hardware. This flag must be used by the application
  • 0x50025280MDF_SITF4CR// This register is used to control the serial interfaces (SITFx).

    • [0]SITFEN (def=0x0) // Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial
    • [1:2]SCKSRC (def=0x0) // Serial clock source Set and cleared by software. This bit is used to select the clock source of the
    • [4:5]SITFMOD (def=0x0) // Serial interface type Set and cleared by software. This field is used to defined the serial interfa
    • [8:12]STH (def=0x1F) // Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Man
    • [31]SITFACTIVE (def=0x0) // Serial interface Active flag Set and cleared by hardware. This flag must be used by the application
  • 0x50025300MDF_SITF5CR// This register is used to control the serial interfaces (SITFx).

    • [0]SITFEN (def=0x0) // Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial
    • [1:2]SCKSRC (def=0x0) // Serial clock source Set and cleared by software. This bit is used to select the clock source of the
    • [4:5]SITFMOD (def=0x0) // Serial interface type Set and cleared by software. This field is used to defined the serial interfa
    • [8:12]STH (def=0x1F) // Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Man
    • [31]SITFACTIVE (def=0x0) // Serial interface Active flag Set and cleared by hardware. This flag must be used by the application
  • 0x50025084MDF_BSMX0CR// This register is used to select the bitstream to be provided to the corresponding digital filter an

    • [0:4]BSSEL (def=0x0) // Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be p
    • [31]BSMXACTIVE (def=0x0) // BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x50025104MDF_BSMX1CR// This register is used to select the bitstream to be provided to the corresponding digital filter an

    • [0:4]BSSEL (def=0x0) // Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be p
    • [31]BSMXACTIVE (def=0x0) // BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x50025184MDF_BSMX2CR// This register is used to select the bitstream to be provided to the corresponding digital filter an

    • [0:4]BSSEL (def=0x0) // Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be p
    • [31]BSMXACTIVE (def=0x0) // BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x50025204MDF_BSMX3CR// This register is used to select the bitstream to be provided to the corresponding digital filter an

    • [0:4]BSSEL (def=0x0) // Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be p
    • [31]BSMXACTIVE (def=0x0) // BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x50025284MDF_BSMX4CR// This register is used to select the bitstream to be provided to the corresponding digital filter an

    • [0:4]BSSEL (def=0x0) // Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be p
    • [31]BSMXACTIVE (def=0x0) // BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x50025304MDF_BSMX5CR// This register is used to select the bitstream to be provided to the corresponding digital filter an

    • [0:4]BSSEL (def=0x0) // Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be p
    • [31]BSMXACTIVE (def=0x0) // BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x50025088MDF_DFLT0CR// This register is used to control the digital filter x.

    • [0]DFLTEN (def=0x0) // Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisi
    • [1]DMAEN (def=0x0) // DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA
    • [2]FTH (def=0x0) // RXFIFO Threshold selection Set and cleared by software.
    • [4:6]ACQMOD (def=0x0) // Digital filter Trigger mode Set and cleared by software. This field is used to select the filter tr
    • [8]TRGSENS (def=0x0) // Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to sel
    • [12:15]TRGSRC (def=0x0) // Digital filter Trigger signal selection, Set and cleared by software. This field is used to select
    • [16]SNPSFMT (def=0x0) // Snapshot data format Set and cleared by software. This field is used to select the data format for
    • [20:27]NBDIS (def=0x0) // Number of samples to be discarded Set and cleared by software. This field is used to define the num
    • [30]DFLTRUN (def=0x0) // Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filte
    • [31]DFLTACTIVE (def=0x0) // Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is
  • 0x50025108MDF_DFLT1CR// This register is used to control the digital filter x.

    • [0]DFLTEN (def=0x0) // Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisi
    • [1]DMAEN (def=0x0) // DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA
    • [2]FTH (def=0x0) // RXFIFO Threshold selection Set and cleared by software. This bit is used to select the RXFIFO thres
    • [4:6]ACQMOD (def=0x0) // Digital filter Trigger mode Set and cleared by software. This field is used to select the filter tr
    • [8]TRGSENS (def=0x0) // Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to sel
    • [12:15]TRGSRC (def=0x0) // Digital filter Trigger signal selection, Set and cleared by software. This field is used to select
    • [16]SNPSFMT (def=0x0) // Snapshot data format Set and cleared by software. This field is used to select the data format for
    • [20:27]NBDIS (def=0x0) // Number of samples to be discarded Set and cleared by software. This field is used to define the num
    • [30]DFLTRUN (def=0x0) // Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filte
    • [31]DFLTACTIVE (def=0x0) // Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is
  • 0x50025188MDF_DFLT2CR// This register is used to control the digital filter 2.

    • [0]DFLTEN (def=0x0) // Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisi
    • [1]DMAEN (def=0x0) // DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA
    • [2]FTH (def=0x0) // RXFIFO Threshold selection Set and cleared by software. This bit is used to select the RXFIFO thres
    • [4:6]ACQMOD (def=0x0) // Digital filter Trigger mode Set and cleared by software. This field is used to select the filter tr
    • [8]TRGSENS (def=0x0) // Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to sel
    • [12:15]TRGSRC (def=0x0) // Digital filter Trigger signal selection, Set and cleared by software. This field is used to select
    • [16]SNPSFMT (def=0x0) // Snapshot data format Set and cleared by software. This field is used to select the data format for
    • [20:27]NBDIS (def=0x0) // Number of samples to be discarded Set and cleared by software. This field is used to define the num
    • [30]DFLTRUN (def=0x0) // Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filte
    • [31]DFLTACTIVE (def=0x0) // Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is
  • 0x50025208MDF_DFLT3CR// This register is used to control the digital filter 3.

    • [0]DFLTEN (def=0x0) // Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisi
    • [1]DMAEN (def=0x0) // DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA
    • [2]FTH (def=0x0) // RXFIFO Threshold selection Set and cleared by software. This bit is used to select the RXFIFO thres
    • [4:6]ACQMOD (def=0x0) // Digital filter Trigger mode Set and cleared by software. This field is used to select the filter tr
    • [8]TRGSENS (def=0x0) // Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to sel
    • [12:15]TRGSRC (def=0x0) // Digital filter Trigger signal selection, Set and cleared by software. This field is used to select
    • [16]SNPSFMT (def=0x0) // Snapshot data format Set and cleared by software. This field is used to select the data format for
    • [20:27]NBDIS (def=0x0) // Number of samples to be discarded Set and cleared by software. This field is used to define the num
    • [30]DFLTRUN (def=0x0) // Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filte
    • [31]DFLTACTIVE (def=0x0) // Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is
  • 0x50025288MDF_DFLT4CR// This register is used to control the digital filter 4.

    • [0]DFLTEN (def=0x0) // Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisi
    • [1]DMAEN (def=0x0) // DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA
    • [2]FTH (def=0x0) // RXFIFO Threshold selection Set and cleared by software. This bit is used to select the RXFIFO thres
    • [4:6]ACQMOD (def=0x0) // Digital filter Trigger mode Set and cleared by software. This field is used to select the filter tr
    • [8]TRGSENS (def=0x0) // Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to sel
    • [12:15]TRGSRC (def=0x0) // Digital filter Trigger signal selection, Set and cleared by software. This field is used to select
    • [16]SNPSFMT (def=0x0) // Snapshot data format Set and cleared by software. This field is used to select the data format for
    • [20:27]NBDIS (def=0x0) // Number of samples to be discarded Set and cleared by software. This field is used to define the num
    • [30]DFLTRUN (def=0x0) // Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filte
    • [31]DFLTACTIVE (def=0x0) // Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is
  • 0x50025308MDF_DFLT5CR// This register is used to control the digital filter x.

    • [0]DFLTEN (def=0x0) // Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisi
    • [1]DMAEN (def=0x0) // DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA
    • [2]FTH (def=0x0) // RXFIFO Threshold selection Set and cleared by software. This bit is used to select the RXFIFO thres
    • [4:6]ACQMOD (def=0x0) // Digital filter Trigger mode Set and cleared by software. This field is used to select the filter tr
    • [8]TRGSENS (def=0x0) // Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to sel
    • [12:15]TRGSRC (def=0x0) // Digital filter Trigger signal selection, Set and cleared by software. This field is used to select
    • [16]SNPSFMT (def=0x0) // Snapshot data format Set and cleared by software. This field is used to select the data format for
    • [20:27]NBDIS (def=0x0) // Number of samples to be discarded Set and cleared by software. This field is used to define the num
    • [30]DFLTRUN (def=0x0) // Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filte
    • [31]DFLTACTIVE (def=0x0) // Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is
  • 0x5002508CMDF_DFLT0CICR// This register is used to control the main CIC filter.

    • [0:1]DATSRC (def=0x0) // Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from t
    • [4:6]CICMOD (def=0x0) // Select the CIC mode Set and cleared by software. This field allows the application to select the co
    • [8:16]MCICD (def=0x0) // CIC decimation ratio selection Set and cleared by software. This bit is used to allow the applicati
    • [20:25]SCALE (def=0x0) // Scaling factor selection Set and cleared by software. This field is used to allow the application t
  • 0x5002510CMDF_DFLT1CICR// This register is used to control the main CIC filter.

    • [0:1]DATSRC (def=0x0) // Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from t
    • [4:6]CICMOD (def=0x0) // Select the CIC mode Set and cleared by software. This field allows the application to select the co
    • [8:16]MCICD (def=0x0) // CIC decimation ratio selection Set and cleared by software. This bit is used to allow the applicati
    • [20:25]SCALE (def=0x0) // Scaling factor selection Set and cleared by software. This field is used to allow the application t
  • 0x5002518CMDF_DFLT2CICR// This register is used to control the main CIC filter.

    • [0:1]DATSRC (def=0x0) // Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from t
    • [4:6]CICMOD (def=0x0) // Select the CIC mode Set and cleared by software. This field allows the application to select the co
    • [8:16]MCICD (def=0x0) // CIC decimation ratio selection Set and cleared by software. This bit is used to allow the applicati
    • [20:25]SCALE (def=0x0) // Scaling factor selection Set and cleared by software. This field is used to allow the application t
  • 0x5002520CMDF_DFLT3CICR// This register is used to control the main CIC filter.

    • [0:1]DATSRC (def=0x0) // Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from t
    • [4:6]CICMOD (def=0x0) // Select the CIC mode Set and cleared by software. This field allows the application to select the co
    • [8:16]MCICD (def=0x0) // CIC decimation ratio selection Set and cleared by software. This bit is used to allow the applicati
    • [20:25]SCALE (def=0x0) // Scaling factor selection Set and cleared by software. This field is used to allow the application t
  • 0x5002528CMDF_DFLT4CICR// This register is used to control the main CIC filter.

    • [0:1]DATSRC (def=0x0) // Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from t
    • [4:6]CICMOD (def=0x0) // Select the CIC mode Set and cleared by software. This field allows the application to select the co
    • [8:16]MCICD (def=0x0) // CIC decimation ratio selection Set and cleared by software. This bit is used to allow the applicati
    • [20:25]SCALE (def=0x0) // Scaling factor selection Set and cleared by software. This field is used to allow the application t
  • 0x5002530CMDF_DFLT5CICR// This register is used to control the main CIC filter.

    • [0:1]DATSRC (def=0x0) // Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from t
    • [4:6]CICMOD (def=0x0) // Select the CIC mode Set and cleared by software. This field allows the application to select the co
    • [8:16]MCICD (def=0x0) // CIC decimation ratio selection Set and cleared by software. This bit is used to allow the applicati
    • [20:25]SCALE (def=0x0) // Scaling factor selection Set and cleared by software. This field is used to allow the application t
  • 0x50025090MDF_DFLT0RSFR// This register is used to control the reshape and HPF filters.

    • [0]RSFLTBYP (def=0x0) // Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter a
    • [4]RSFLTD (def=0x0) // Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decima
    • [7]HPFBYP (def=0x0) // High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filte
    • [8:9]HPFC (def=0x0) // High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cu
  • 0x50025110MDF_DFLT1RSFR// This register is used to control the reshape and HPF filters.

    • [0]RSFLTBYP (def=0x0) // Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter a
    • [4]RSFLTD (def=0x0) // Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decima
    • [7]HPFBYP (def=0x0) // High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filte
    • [8:9]HPFC (def=0x0) // High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cu
  • 0x50025190MDF_DFLT2RSFR// This register is used to control the reshape and HPF filters.

    • [0]RSFLTBYP (def=0x0) // Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter a
    • [4]RSFLTD (def=0x0) // Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decima
    • [7]HPFBYP (def=0x0) // High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filte
    • [8:9]HPFC (def=0x0) // High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cu
  • 0x50025210MDF_DFLT3RSFR// This register is used to control the reshape and HPF filters.

    • [0]RSFLTBYP (def=0x0) // Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter a
    • [4]RSFLTD (def=0x0) // Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decima
    • [7]HPFBYP (def=0x0) // High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filte
    • [8:9]HPFC (def=0x0) // High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cu
  • 0x50025290MDF_DFLT4RSFR// This register is used to control the reshape and HPF filters.

    • [0]RSFLTBYP (def=0x0) // Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter a
    • [4]RSFLTD (def=0x0) // Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decima
    • [7]HPFBYP (def=0x0) // High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filte
    • [8:9]HPFC (def=0x0) // High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cu
  • 0x50025310MDF_DFLT5RSFR// This register is used to control the reshape and HPF filters.

    • [0]RSFLTBYP (def=0x0) // Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter a
    • [4]RSFLTD (def=0x0) // Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decima
    • [7]HPFBYP (def=0x0) // High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filte
    • [8:9]HPFC (def=0x0) // High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cu
  • 0x50025094MDF_DFLT0INTR// This register is used to the integrator (INT) settings.

    • [0:1]INTDIV (def=0x0) // Integrator output division Set and cleared by software. This bit is used to rescale the signal at t
    • [4:10]INTVAL (def=0x0) // Integration value selection Set and cleared by software. This field is used to select the integrati
  • 0x50025114MDF_DFLT1INTR// This register is used to the integrator (INT) settings.

    • [0:1]INTDIV (def=0x0) // Integrator output division Set and cleared by software. This bit is used to rescale the signal at t
    • [4:10]INTVAL (def=0x0) // Integration value selection Set and cleared by software. This field is used to select the integrati
  • 0x50025194MDF_DFLT2INTR// This register is used to the integrator (INT) settings.

    • [0:1]INTDIV (def=0x0) // Integrator output division Set and cleared by software. This bit is used to rescale the signal at t
    • [4:10]INTVAL (def=0x0) // Integration value selection Set and cleared by software. This field is used to select the integrati
  • 0x50025214MDF_DFLT3INTR// This register is used to the integrator (INT) settings.

    • [0:1]INTDIV (def=0x0) // Integrator output division Set and cleared by software. This bit is used to rescale the signal at t
    • [4:10]INTVAL (def=0x0) // Integration value selection Set and cleared by software. This field is used to select the integrati
  • 0x50025294MDF_DFLT4INTR// This register is used to the integrator (INT) settings.

    • [0:1]INTDIV (def=0x0) // Integrator output division Set and cleared by software. This bit is used to rescale the signal at t
    • [4:10]INTVAL (def=0x0) // Integration value selection Set and cleared by software. This field is used to select the integrati
  • 0x50025314MDF_DFLT5INTR// This register is used to the integrator (INT) settings.

    • [0:1]INTDIV (def=0x0) // Integrator output division Set and cleared by software. This bit is used to rescale the signal at t
    • [4:10]INTVAL (def=0x0) // Integration value selection Set and cleared by software. This field is used to select the integrati
  • 0x50025098MDF_OLD0CR// This register is used to configure the Out-of Limit Detector function.

    • [0]OLDEN (def=0x0) // Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value)
    • [1]THINB (def=0x0) // Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is low
    • [4:7]BKOLD (def=0x0) // Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break
    • [12:13]ACICN (def=0x0) // OLD CIC order selection Set and cleared by software. This field allows the application to select th
    • [17:21]ACICD (def=0x0) // OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the app
    • [31]OLDACTIVE (def=0x0) // OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x50025118MDF_OLD1CR// This register is used to configure the Out-of Limit Detector function.

    • [0]OLDEN (def=0x0) // Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value)
    • [1]THINB (def=0x0) // Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is low
    • [4:7]BKOLD (def=0x0) // Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break
    • [12:13]ACICN (def=0x0) // OLD CIC order selection Set and cleared by software. This field allows the application to select th
    • [17:21]ACICD (def=0x0) // OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the app
    • [31]OLDACTIVE (def=0x0) // OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x50025198MDF_OLD2CR// This register is used to configure the Out-of Limit Detector function.

    • [0]OLDEN (def=0x0) // Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value)
    • [1]THINB (def=0x0) // Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is low
    • [4:7]BKOLD (def=0x0) // Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break
    • [12:13]ACICN (def=0x0) // OLD CIC order selection Set and cleared by software. This field allows the application to select th
    • [17:21]ACICD (def=0x0) // OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the app
    • [31]OLDACTIVE (def=0x0) // OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x50025218MDF_OLD3CR// This register is used to configure the Out-of Limit Detector function.

    • [0]OLDEN (def=0x0) // Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value)
    • [1]THINB (def=0x0) // Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is low
    • [4:7]BKOLD (def=0x0) // Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break
    • [12:13]ACICN (def=0x0) // OLD CIC order selection Set and cleared by software. This field allows the application to select th
    • [17:21]ACICD (def=0x0) // OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the app
    • [31]OLDACTIVE (def=0x0) // OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x50025298MDF_OLD4CR// This register is used to configure the Out-of Limit Detector function.

    • [0]OLDEN (def=0x0) // Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value)
    • [1]THINB (def=0x0) // Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is low
    • [4:7]BKOLD (def=0x0) // Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break
    • [12:13]ACICN (def=0x0) // OLD CIC order selection Set and cleared by software. This field allows the application to select th
    • [17:21]ACICD (def=0x0) // OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the app
    • [31]OLDACTIVE (def=0x0) // OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x50025318MDF_OLD5CR// This register is used to configure the Out-of Limit Detector function.

    • [0]OLDEN (def=0x0) // Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value)
    • [1]THINB (def=0x0) // Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is low
    • [4:7]BKOLD (def=0x0) // Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break
    • [12:13]ACICN (def=0x0) // OLD CIC order selection Set and cleared by software. This field allows the application to select th
    • [17:21]ACICD (def=0x0) // OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the app
    • [31]OLDACTIVE (def=0x0) // OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x5002509CMDF_OLD0THLR// This register is used for the adjustment of the Out-off Limit low threshold.

    • [0:25]OLDTHL (def=0x0) // OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The r
  • 0x5002511CMDF_OLD1THLR// This register is used for the adjustment of the Out-off Limit low threshold.

    • [0:25]OLDTHL (def=0x0) // OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The r
  • 0x5002519CMDF_OLD2THLR// This register is used for the adjustment of the Out-off Limit low threshold.

    • [0:25]OLDTHL (def=0x0) // OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The r
  • 0x5002521CMDF_OLD3THLR// This register is used for the adjustment of the Out-off Limit low threshold.

    • [0:25]OLDTHL (def=0x0) // OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The r
  • 0x5002529CMDF_OLD4THLR// This register is used for the adjustment of the Out-off Limit low threshold.

    • [0:25]OLDTHL (def=0x0) // OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The r
  • 0x5002531CMDF_OLD5THLR// This register is used for the adjustment of the Out-off Limit low threshold.

    • [0:25]OLDTHL (def=0x0) // OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The r
  • 0x500250A0MDF_OLD0THHR// This register is used for the adjustment of the Out-off Limit high threshold.

    • [0:25]OLDTHH (def=0x0) // OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The
  • 0x50025120MDF_OLD1THHR// This register is used for the adjustment of the Out-off Limit high threshold.

    • [0:25]OLDTHH (def=0x0) // OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The
  • 0x500251A0MDF_OLD2THHR// This register is used for the adjustment of the Out-off Limit high threshold.

    • [0:25]OLDTHH (def=0x0) // OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The
  • 0x50025220MDF_OLD3THHR// This register is used for the adjustment of the Out-off Limit high threshold.

    • [0:25]OLDTHH (def=0x0) // OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The
  • 0x500252A0MDF_OLD4THHR// This register is used for the adjustment of the Out-off Limit high threshold.

    • [0:25]OLDTHH (def=0x0) // OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The
  • 0x50025320MDF_OLD5THHR// This register is used for the adjustment of the Out-off Limit high threshold.

    • [0:25]OLDTHH (def=0x0) // OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The
  • 0x500250A4MDF_DLY0CR// This register is used for the adjustment stream delays.

    • [0:6]SKPDLY (def=0x0) // Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that
    • [31]SKPBF (def=0x0) // Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence
  • 0x50025124MDF_DLY1CR// This register is used for the adjustment stream delays.

    • [0:6]SKPDLY (def=0x0) // Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that
    • [31]SKPBF (def=0x0) // Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence
  • 0x500251A4MDF_DLY2CR// This register is used for the adjustment stream delays.

    • [0:6]SKPDLY (def=0x0) // Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that
    • [31]SKPBF (def=0x0) // Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence
  • 0x50025224MDF_DLY3CR// This register is used for the adjustment stream delays.

    • [0:6]SKPDLY (def=0x0) // Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that
    • [31]SKPBF (def=0x0) // Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence
  • 0x500252A4MDF_DLY4CR// This register is used for the adjustment stream delays.

    • [0:6]SKPDLY (def=0x0) // Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that
    • [31]SKPBF (def=0x0) // Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence
  • 0x50025324MDF_DLY5CR// This register is used for the adjustment stream delays.

    • [0:6]SKPDLY (def=0x0) // Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that
    • [31]SKPBF (def=0x0) // Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence
  • 0x500250A8MDF_SCD0CR// This register is used for the adjustment stream delays.

    • [0]SCDEN (def=0x0) // Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disab
    • [4:7]BKSCD (def=0x0) // Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break
    • [12:19]SCDT (def=0x0) // Short-circuit detector threshold Set and cleared by software. These bits are written by software to
    • [31]SCDACTIVE (def=0x0) // SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x50025128MDF_SCD1CR// This register is used for the adjustment stream delays.

    • [0]SCDEN (def=0x0) // Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disab
    • [4:7]BKSCD (def=0x0) // Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break
    • [12:19]SCDT (def=0x0) // Short-circuit detector threshold Set and cleared by software. These bits are written by software to
    • [31]SCDACTIVE (def=0x0) // SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x500251A8MDF_SCD2CR// This register is used for the adjustment stream delays.

    • [0]SCDEN (def=0x0) // Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disab
    • [4:7]BKSCD (def=0x0) // Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break
    • [12:19]SCDT (def=0x0) // Short-circuit detector threshold Set and cleared by software. These bits are written by software to
    • [31]SCDACTIVE (def=0x0) // SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x50025228MDF_SCD3CR// This register is used for the adjustment stream delays.

    • [0]SCDEN (def=0x0) // Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disab
    • [4:7]BKSCD (def=0x0) // Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break
    • [12:19]SCDT (def=0x0) // Short-circuit detector threshold Set and cleared by software. These bits are written by software to
    • [31]SCDACTIVE (def=0x0) // SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x500252A8MDF_SCD4CR// This register is used for the adjustment stream delays.

    • [0]SCDEN (def=0x0) // Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disab
    • [4:7]BKSCD (def=0x0) // Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break
    • [12:19]SCDT (def=0x0) // Short-circuit detector threshold Set and cleared by software. These bits are written by software to
    • [31]SCDACTIVE (def=0x0) // SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x50025328MDF_SCD5CR// This register is used for the adjustment stream delays.

    • [0]SCDEN (def=0x0) // Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disab
    • [4:7]BKSCD (def=0x0) // Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break
    • [12:19]SCDT (def=0x0) // Short-circuit detector threshold Set and cleared by software. These bits are written by software to
    • [31]SCDACTIVE (def=0x0) // SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to
  • 0x500250ACMDF_DFLT0IER// This register is used for allowing or not the events to generate an interrupt.

    • [0]FTHIE (def=0x0) // RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disa
    • [1]DOVRIE (def=0x0) // Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled -
    • [2]SSDRIE (def=0x0) // Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrup
    • [4]OLDIE (def=0x0) // Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: O
    • [7]SSOVRIE (def=0x0) // Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disa
    • [8]SCDIE (def=0x0) // Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled -
    • [9]SATIE (def=0x0) // Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabl
    • [10]CKABIE (def=0x0) // Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt
    • [11]RFOVRIE (def=0x0) // Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun in
  • 0x500250B0MDF_DFLT0ISR// MDF DFLT0 interrupt status register 0

    • [0]FTHF (def=0x0) // FTHF
    • [1]DOVRF (def=0x0) // Data overflow flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Readin
    • [2]SSDRF (def=0x0) // Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [3]RXNEF (def=0x0) // RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading 0 m
    • [4]OLDF (def=0x0) // Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . - 0
    • [5]THLF (def=0x0) // Low threshold status flag Set by hardware, and cleared by software by writing this bit to 1 . This
    • [6]THHF (def=0x0) // High threshold status flag Set by hardware, and cleared by software by writing this bit to 1 . Thi
    • [7]SSOVRF (def=0x0) // Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [8]SCDF (def=0x0) // Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [9]SATF (def=0x0) // Saturation detection flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [10]CKABF (def=0x0) // Clock absence detection flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [11]RFOVRF (def=0x0) // Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit
  • 0x5002512CMDF_DFLT1IER// MDF DFLTx interrupt enable register x

    • [0]FTHIE (def=0x0) // RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disa
    • [1]DOVRIE (def=0x0) // Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled -
    • [2]SSDRIE (def=0x0) // Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrup
    • [4]OLDIE (def=0x0) // Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: O
    • [7]SSOVRIE (def=0x0) // Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disa
    • [8]SCDIE (def=0x0) // Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled -
    • [9]SATIE (def=0x0) // Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabl
    • [10]CKABIE (def=0x0) // Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt
    • [11]RFOVRIE (def=0x0) // Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun in
  • 0x500251ACMDF_DFLT2IER// MDF DFLTx interrupt enable register x

    • [0]FTHIE (def=0x0) // RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disa
    • [1]DOVRIE (def=0x0) // Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled -
    • [2]SSDRIE (def=0x0) // Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrup
    • [4]OLDIE (def=0x0) // Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: O
    • [7]SSOVRIE (def=0x0) // Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disa
    • [8]SCDIE (def=0x0) // Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled -
    • [9]SATIE (def=0x0) // Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabl
    • [10]CKABIE (def=0x0) // Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt
    • [11]RFOVRIE (def=0x0) // Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun in
  • 0x5002522CMDF_DFLT3IER// MDF DFLTx interrupt enable register x

    • [0]FTHIE (def=0x0) // RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disa
    • [1]DOVRIE (def=0x0) // Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled -
    • [2]SSDRIE (def=0x0) // Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrup
    • [4]OLDIE (def=0x0) // Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: O
    • [7]SSOVRIE (def=0x0) // Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disa
    • [8]SCDIE (def=0x0) // Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled -
    • [9]SATIE (def=0x0) // Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabl
    • [10]CKABIE (def=0x0) // Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt
    • [11]RFOVRIE (def=0x0) // Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun in
  • 0x500252ACMDF_DFLT4IER// MDF DFLTx interrupt enable register x

    • [0]FTHIE (def=0x0) // RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disa
    • [1]DOVRIE (def=0x0) // Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled -
    • [2]SSDRIE (def=0x0) // Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrup
    • [4]OLDIE (def=0x0) // Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: O
    • [7]SSOVRIE (def=0x0) // Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disa
    • [8]SCDIE (def=0x0) // Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled -
    • [9]SATIE (def=0x0) // Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabl
    • [10]CKABIE (def=0x0) // Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt
    • [11]RFOVRIE (def=0x0) // Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun in
  • 0x5002532CMDF_DFLT5IER// MDF DFLTx interrupt enable register x

    • [0]FTHIE (def=0x0) // RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disa
    • [1]DOVRIE (def=0x0) // Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled -
    • [2]SSDRIE (def=0x0) // Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrup
    • [4]OLDIE (def=0x0) // Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: O
    • [7]SSOVRIE (def=0x0) // Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disa
    • [8]SCDIE (def=0x0) // Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled -
    • [9]SATIE (def=0x0) // Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabl
    • [10]CKABIE (def=0x0) // Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt
    • [11]RFOVRIE (def=0x0) // Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun in
  • 0x50025130MDF_DFLT1ISR// This register contains the status flags for each digital filter path.

    • [0]FTHF (def=0x0) // RXFIFO threshold flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [1]DOVRF (def=0x0) // Data overflow flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Readin
    • [2]SSDRF (def=0x0) // Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [3]RXNEF (def=0x0) // RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading 0 m
    • [4]OLDF (def=0x0) // Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . - 0
    • [5]THLF (def=0x0) // Low threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . This
    • [6]THHF (def=0x0) // High threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . Thi
    • [7]SSOVRF (def=0x0) // Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [8]SCDF (def=0x0) // Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [9]SATF (def=0x0) // Saturation detection flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [10]CKABF (def=0x0) // Clock absence detection flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [11]RFOVRF (def=0x0) // Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit
  • 0x500251B0MDF_DFLT2ISR// This register contains the status flags for each digital filter path.

    • [0]FTHF (def=0x0) // RXFIFO threshold flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [1]DOVRF (def=0x0) // Data overflow flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Readin
    • [2]SSDRF (def=0x0) // Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [3]RXNEF (def=0x0) // RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading 0 m
    • [4]OLDF (def=0x0) // Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . - 0
    • [5]THLF (def=0x0) // Low threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . This
    • [6]THHF (def=0x0) // High threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . Thi
    • [7]SSOVRF (def=0x0) // Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [8]SCDF (def=0x0) // Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [9]SATF (def=0x0) // Saturation detection flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [10]CKABF (def=0x0) // Clock absence detection flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [11]RFOVRF (def=0x0) // Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit
  • 0x50025230MDF_DFLT3ISR// This register contains the status flags for each digital filter path.

    • [0]FTHF (def=0x0) // RXFIFO threshold flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [1]DOVRF (def=0x0) // Data overflow flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Readin
    • [2]SSDRF (def=0x0) // Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [3]RXNEF (def=0x0) // RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading 0 m
    • [4]OLDF (def=0x0) // Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . - 0
    • [5]THLF (def=0x0) // Low threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . This
    • [6]THHF (def=0x0) // High threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . Thi
    • [7]SSOVRF (def=0x0) // Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [8]SCDF (def=0x0) // Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [9]SATF (def=0x0) // Saturation detection flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [10]CKABF (def=0x0) // Clock absence detection flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [11]RFOVRF (def=0x0) // Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit
  • 0x500252B0MDF_DFLT4ISR// This register contains the status flags for each digital filter path.

    • [0]FTHF (def=0x0) // RXFIFO threshold flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [1]DOVRF (def=0x0) // Data overflow flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Readin
    • [2]SSDRF (def=0x0) // Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [3]RXNEF (def=0x0) // RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading 0 m
    • [4]OLDF (def=0x0) // Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . - 0
    • [5]THLF (def=0x0) // Low threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . This
    • [6]THHF (def=0x0) // High threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . Thi
    • [7]SSOVRF (def=0x0) // Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [8]SCDF (def=0x0) // Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [9]SATF (def=0x0) // Saturation detection flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [10]CKABF (def=0x0) // Clock absence detection flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [11]RFOVRF (def=0x0) // Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit
  • 0x50025330MDF_DFLT5ISR// This register contains the status flags for each digital filter path.

    • [0]FTHF (def=0x0) // RXFIFO threshold flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [1]DOVRF (def=0x0) // Data overflow flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Readin
    • [2]SSDRF (def=0x0) // Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [3]RXNEF (def=0x0) // RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading 0 m
    • [4]OLDF (def=0x0) // Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . - 0
    • [5]THLF (def=0x0) // Low threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . This
    • [6]THHF (def=0x0) // High threshold status flag Set by hardware, and cleared by software by writing OLDF bit to 1 . Thi
    • [7]SSOVRF (def=0x0) // Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to 1 . - 0: Rea
    • [8]SCDF (def=0x0) // Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [9]SATF (def=0x0) // Saturation detection flag Set by hardware, and cleared by software by writing this bit to 1 . - 0:
    • [10]CKABF (def=0x0) // Clock absence detection flag Set by hardware, and cleared by software by writing this bit to 1 . -
    • [11]RFOVRF (def=0x0) // Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit
  • 0x500250B4MDF_OEC0CR// This register contains the offset compensation value.

    • [0:25]OFFSET (def=0x0) // Offset error compensation Set and cleared by software. If the application attempts to write a new o
  • 0x50025134MDF_OEC1CR// This register contains the offset compensation value.

    • [0:25]OFFSET (def=0x0) // Offset error compensation Set and cleared by software. If the application attempts to write a new o
  • 0x500251B4MDF_OEC2CR// This register contains the offset compensation value.

    • [0:25]OFFSET (def=0x0) // Offset error compensation Set and cleared by software. If the application attempts to write a new o
  • 0x50025234MDF_OEC3CR// This register contains the offset compensation value.

    • [0:25]OFFSET (def=0x0) // Offset error compensation Set and cleared by software. If the application attempts to write a new o
  • 0x500252B4MDF_OEC4CR// This register contains the offset compensation value.

    • [0:25]OFFSET (def=0x0) // Offset error compensation Set and cleared by software. If the application attempts to write a new o
  • 0x50025334MDF_OEC5CR// This register contains the offset compensation value.

    • [0:25]OFFSET (def=0x0) // Offset error compensation Set and cleared by software. If the application attempts to write a new o
  • 0x500250ECMDF_SNPS0DR// This register is used to read the data processed by each digital filter in snapshot mode.

    • [0:8]MCICDC (def=0x0) // Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT
    • [9:15]EXTSDR (def=0x0) // Extended data size If SNPSFMT = 0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data pro
    • [16:31]SDR (def=0x0) // Contains the 16 MSB of the last valid data processed by the digital filter.
  • 0x5002516CMDF_SNPS1DR// This register is used to read the data processed by each digital filter in snapshot mode.

    • [0:8]MCICDC (def=0x0) // Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT
    • [9:15]EXTSDR (def=0x0) // Extended data size If SNPSFMT = 0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data pro
    • [16:31]SDR (def=0x0) // Contains the 16 MSB of the last valid data processed by the digital filter.
  • 0x500251ECMDF_SNPS2DR// This register is used to read the data processed by each digital filter in snapshot mode.

    • [0:8]MCICDC (def=0x0) // Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT
    • [9:15]EXTSDR (def=0x0) // Extended data size If SNPSFMT = 0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data pro
    • [16:31]SDR (def=0x0) // Contains the 16 MSB of the last valid data processed by the digital filter.
  • 0x5002526CMDF_SNPS3DR// This register is used to read the data processed by each digital filter in snapshot mode.

    • [0:8]MCICDC (def=0x0) // Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT
    • [9:15]EXTSDR (def=0x0) // Extended data size If SNPSFMT = 0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data pro
    • [16:31]SDR (def=0x0) // Contains the 16 MSB of the last valid data processed by the digital filter.
  • 0x500252ECMDF_SNPS4DR// This register is used to read the data processed by each digital filter in snapshot mode.

    • [0:8]MCICDC (def=0x0) // Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT
    • [9:15]EXTSDR (def=0x0) // Extended data size If SNPSFMT = 0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data pro
    • [16:31]SDR (def=0x0) // Contains the 16 MSB of the last valid data processed by the digital filter.
  • 0x5002536CMDF_SNPS5DR// This register is used to read the data processed by each digital filter in snapshot mode.

    • [0:8]MCICDC (def=0x0) // Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT
    • [9:15]EXTSDR (def=0x0) // Extended data size If SNPSFMT = 0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data pro
    • [16:31]SDR (def=0x0) // Contains the 16 MSB of the last valid data processed by the digital filter.
  • 0x500250F0MDF_DFLT0DR// This register is used to read the data processed by each digital filter.

    • [8:31]DR (def=0x0) // Data processed by digital filter.
  • 0x50025170MDF_DFLT1DR// This register is used to read the data processed by each digital filter.

    • [8:31]DR (def=0x0) // Data processed by digital filter.
  • 0x500251F0MDF_DFLT2DR// This register is used to read the data processed by each digital filter.

    • [8:31]DR (def=0x0) // Data processed by digital filter.
  • 0x50025270MDF_DFLT3DR// This register is used to read the data processed by each digital filter.

    • [8:31]DR (def=0x0) // Data processed by digital filter.
  • 0x500252F0MDF_DFLT4DR// This register is used to read the data processed by each digital filter.

    • [8:31]DR (def=0x0) // Data processed by digital filter.
  • 0x50025370MDF_DFLT5DR// This register is used to read the data processed by each digital filter.

    • [8:31]DR (def=0x0) // Data processed by digital filter.
• 0x420D1400OCTOSPI1// OctoSPI

  • 0x420D1400CR// control register

    • [28:29]FMODE (def=0x0) // Functional mode
    • [23]PMM (def=0x0) // Polling match mode
    • [22]APMS (def=0x0) // Automatic poll mode stop
    • [20]TOIE (def=0x0) // TimeOut interrupt enable
    • [19]SMIE (def=0x0) // Status match interrupt enable
    • [18]FTIE (def=0x0) // FIFO threshold interrupt enable
    • [17]TCIE (def=0x0) // Transfer complete interrupt enable
    • [16]TEIE (def=0x0) // Transfer error interrupt enable
    • [8:12]FTHRES (def=0x0) // IFO threshold level
    • [7]FSEL (def=0x0) // FLASH memory selection
    • [6]DQM (def=0x0) // Dual-quad mode
    • [3]TCEN (def=0x0) // Timeout counter enable
    • [2]DMAEN (def=0x0) // DMA enable
    • [1]ABORT (def=0x0) // Abort request
    • [0]EN (def=0x0) // Enable
  • 0x420D1408DCR1// device configuration register 1

    • [0]CKMODE (def=0x0) // Mode 0 / mode 3
    • [1]FRCK (def=0x0) // Free running clock
    • [3]DLYBYP (def=0x0) // Delay block bypass
    • [8:13]CSHT (def=0x0) // Chip-select high time
    • [16:20]DEVSIZE (def=0x0) // Device size
    • [24:26]MTYP (def=0x0) // Memory type
  • 0x420D140CDCR2// device configuration register 2

    • [0:7]PRESCALER (def=0x0) // Clock prescaler
    • [16:18]WRAPSIZE (def=0x0) // Wrap size
  • 0x420D1410DCR3// device configuration register 3

    • [0:7]MAXTRAN (def=0x0) // Maximum transfer
    • [16:20]CSBOUND (def=0x0) // CS boundary
  • 0x420D1414DCR4// DCR4

    • [0:31]REFRESH (def=0x0) // Refresh rate
  • 0x420D1420SR// status register

    • [0]TEF (def=0x0) // Transfer error flag
    • [1]TCF (def=0x0) // transfer complete flag
    • [2]FTF (def=0x0) // FIFO threshold flag
    • [3]SMF (def=0x0) // status match flag
    • [4]TOF (def=0x0) // timeout flag
    • [5]BUSY (def=0x0) // BUSY
    • [8:13]FLEVEL (def=0x0) // FIFO level
  • 0x420D1424FCR// flag clear register

    • [0]CTEF (def=0x0) // Clear Transfer error flag
    • [1]CTCF (def=0x0) // Clear transfer complete flag
    • [3]CSMF (def=0x0) // Clear status match flag
    • [4]CTOF (def=0x0) // Clear timeout flag
  • 0x420D1440DLR// data length register

    • [0:31]DL (def=0x0) // Data length
  • 0x420D1448AR// address register

    • [0:31]ADDRESS (def=0x0) // ADDRESS
  • 0x420D1450DR// data register

    • [0:31]DATA (def=0x0) // DATA
  • 0x420D1480PSMKR// polling status mask register

    • [0:31]MASK (def=0x0) // Status MASK
  • 0x420D1488PSMAR// polling status match register

    • [0:31]MATCH (def=0x0) // Status match
  • 0x420D1490PIR// polling interval register

    • [0:15]INTERVAL (def=0x0) // polling interval
  • 0x420D1500CCR// communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode
    • [3]IDTR (def=0x0) // Instruction double transfer rate
    • [4:5]ISIZE (def=0x0) // Instruction size
    • [8:10]ADMODE (def=0x0) // Address mode
    • [11]ADDTR (def=0x0) // Address double transfer rate
    • [12:13]ADSIZE (def=0x0) // Address size
    • [16:18]ABMODE (def=0x0) // Alternate byte mode
    • [19]ABDTR (def=0x0) // Alternate bytes double transfer rate
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size
    • [24:26]DMODE (def=0x0) // Data mode
    • [27]DDTR (def=0x0) // Alternate bytes double transfer rate
    • [29]DQSE (def=0x0) // DQS enable
    • [31]SIOO (def=0x0) // Send instruction only once mode
  • 0x420D1508TCR// timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles
    • [28]DHQC (def=0x0) // Delay hold quarter cycle
    • [30]SSHIFT (def=0x0) // Sample shift
  • 0x420D1510IR// instruction register

    • [0:31]INSTRUCTION (def=0x0) // INSTRUCTION
  • 0x420D1520ABR// alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // Alternate bytes
  • 0x420D1530LPTR// low-power timeout register

    • [0:15]TIMEOUT (def=0x0) // Timeout period
  • 0x420D1540WPCCR// wrap communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode
    • [3]IDTR (def=0x0) // Instruction double transfer rate
    • [4:5]ISIZE (def=0x0) // Instruction size
    • [8:10]ADMODE (def=0x0) // Address mode
    • [11]ADDTR (def=0x0) // Address double transfer rate
    • [12:13]ADSIZE (def=0x0) // Address size
    • [16:18]ABMODE (def=0x0) // Alternate byte mode
    • [19]ABDTR (def=0x0) // Alternate bytes double transfer rate
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size
    • [24:26]DMODE (def=0x0) // Data mode
    • [27]DDTR (def=0x0) // alternate bytes double transfer rate
    • [29]DQSE (def=0x0) // DQS enable
  • 0x420D1548WPTCR// wrap timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles
    • [28]DHQC (def=0x0) // Delay hold quarter cycle
    • [30]SSHIFT (def=0x0) // Sample shift
  • 0x420D1550WPIR// wrap instruction register

    • [0:31]INSTRUCTION (def=0x0) // INSTRUCTION
  • 0x420D1560WPABR// wrap alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // Alternate bytes
  • 0x420D1580WCCR// write communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode
    • [3]IDTR (def=0x0) // Instruction double transfer rate
    • [4:5]ISIZE (def=0x0) // Instruction size
    • [8:10]ADMODE (def=0x0) // Address mode
    • [11]ADDTR (def=0x0) // Address double transfer rate
    • [12:13]ADSIZE (def=0x0) // Address size
    • [16:18]ABMODE (def=0x0) // Alternate byte mode
    • [19]ABDTR (def=0x0) // Alternate bytes double transfer rate
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size
    • [24:26]DMODE (def=0x0) // Data mode
    • [27]DDTR (def=0x0) // alternate bytes double transfer rate
    • [29]DQSE (def=0x0) // DQS enable
  • 0x420D1588WTCR// write timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles
  • 0x420D1590WIR// write instruction register

    • [0:31]INSTRUCTION (def=0x0) // INSTRUCTION
  • 0x420D15A0WABR// write alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // ALTERNATE
  • 0x420D1600HLCR// HyperBus latency configuration register

    • [0]LM (def=0x0) // Latency mode
    • [1]WZL (def=0x0) // Write zero latency
    • [8:15]TACC (def=0x0) // Access time
    • [16:23]TRWR (def=0x0) // Read write recovery time
  interrupts:
  • [62] OCTOSPI1 // OCTOSPI1 global interrupt
• 0x520D1400SEC_OCTOSPI1//

  • 0x520D1400CR// control register

    • [28:29]FMODE (def=0x0) // Functional mode
    • [23]PMM (def=0x0) // Polling match mode
    • [22]APMS (def=0x0) // Automatic poll mode stop
    • [20]TOIE (def=0x0) // TimeOut interrupt enable
    • [19]SMIE (def=0x0) // Status match interrupt enable
    • [18]FTIE (def=0x0) // FIFO threshold interrupt enable
    • [17]TCIE (def=0x0) // Transfer complete interrupt enable
    • [16]TEIE (def=0x0) // Transfer error interrupt enable
    • [8:12]FTHRES (def=0x0) // IFO threshold level
    • [7]FSEL (def=0x0) // FLASH memory selection
    • [6]DQM (def=0x0) // Dual-quad mode
    • [3]TCEN (def=0x0) // Timeout counter enable
    • [2]DMAEN (def=0x0) // DMA enable
    • [1]ABORT (def=0x0) // Abort request
    • [0]EN (def=0x0) // Enable
  • 0x520D1408DCR1// device configuration register 1

    • [0]CKMODE (def=0x0) // Mode 0 / mode 3
    • [1]FRCK (def=0x0) // Free running clock
    • [3]DLYBYP (def=0x0) // Delay block bypass
    • [8:13]CSHT (def=0x0) // Chip-select high time
    • [16:20]DEVSIZE (def=0x0) // Device size
    • [24:26]MTYP (def=0x0) // Memory type
  • 0x520D140CDCR2// device configuration register 2

    • [0:7]PRESCALER (def=0x0) // Clock prescaler
    • [16:18]WRAPSIZE (def=0x0) // Wrap size
  • 0x520D1410DCR3// device configuration register 3

    • [0:7]MAXTRAN (def=0x0) // Maximum transfer
    • [16:20]CSBOUND (def=0x0) // CS boundary
  • 0x520D1414DCR4// DCR4

    • [0:31]REFRESH (def=0x0) // Refresh rate
  • 0x520D1420SR// status register

    • [0]TEF (def=0x0) // Transfer error flag
    • [1]TCF (def=0x0) // transfer complete flag
    • [2]FTF (def=0x0) // FIFO threshold flag
    • [3]SMF (def=0x0) // status match flag
    • [4]TOF (def=0x0) // timeout flag
    • [5]BUSY (def=0x0) // BUSY
    • [8:13]FLEVEL (def=0x0) // FIFO level
  • 0x520D1424FCR// flag clear register

    • [0]CTEF (def=0x0) // Clear Transfer error flag
    • [1]CTCF (def=0x0) // Clear transfer complete flag
    • [3]CSMF (def=0x0) // Clear status match flag
    • [4]CTOF (def=0x0) // Clear timeout flag
  • 0x520D1440DLR// data length register

    • [0:31]DL (def=0x0) // Data length
  • 0x520D1448AR// address register

    • [0:31]ADDRESS (def=0x0) // ADDRESS
  • 0x520D1450DR// data register

    • [0:31]DATA (def=0x0) // DATA
  • 0x520D1480PSMKR// polling status mask register

    • [0:31]MASK (def=0x0) // Status MASK
  • 0x520D1488PSMAR// polling status match register

    • [0:31]MATCH (def=0x0) // Status match
  • 0x520D1490PIR// polling interval register

    • [0:15]INTERVAL (def=0x0) // polling interval
  • 0x520D1500CCR// communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode
    • [3]IDTR (def=0x0) // Instruction double transfer rate
    • [4:5]ISIZE (def=0x0) // Instruction size
    • [8:10]ADMODE (def=0x0) // Address mode
    • [11]ADDTR (def=0x0) // Address double transfer rate
    • [12:13]ADSIZE (def=0x0) // Address size
    • [16:18]ABMODE (def=0x0) // Alternate byte mode
    • [19]ABDTR (def=0x0) // Alternate bytes double transfer rate
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size
    • [24:26]DMODE (def=0x0) // Data mode
    • [27]DDTR (def=0x0) // Alternate bytes double transfer rate
    • [29]DQSE (def=0x0) // DQS enable
    • [31]SIOO (def=0x0) // Send instruction only once mode
  • 0x520D1508TCR// timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles
    • [28]DHQC (def=0x0) // Delay hold quarter cycle
    • [30]SSHIFT (def=0x0) // Sample shift
  • 0x520D1510IR// instruction register

    • [0:31]INSTRUCTION (def=0x0) // INSTRUCTION
  • 0x520D1520ABR// alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // Alternate bytes
  • 0x520D1530LPTR// low-power timeout register

    • [0:15]TIMEOUT (def=0x0) // Timeout period
  • 0x520D1540WPCCR// wrap communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode
    • [3]IDTR (def=0x0) // Instruction double transfer rate
    • [4:5]ISIZE (def=0x0) // Instruction size
    • [8:10]ADMODE (def=0x0) // Address mode
    • [11]ADDTR (def=0x0) // Address double transfer rate
    • [12:13]ADSIZE (def=0x0) // Address size
    • [16:18]ABMODE (def=0x0) // Alternate byte mode
    • [19]ABDTR (def=0x0) // Alternate bytes double transfer rate
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size
    • [24:26]DMODE (def=0x0) // Data mode
    • [27]DDTR (def=0x0) // alternate bytes double transfer rate
    • [29]DQSE (def=0x0) // DQS enable
  • 0x520D1548WPTCR// wrap timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles
    • [28]DHQC (def=0x0) // Delay hold quarter cycle
    • [30]SSHIFT (def=0x0) // Sample shift
  • 0x520D1550WPIR// wrap instruction register

    • [0:31]INSTRUCTION (def=0x0) // INSTRUCTION
  • 0x520D1560WPABR// wrap alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // Alternate bytes
  • 0x520D1580WCCR// write communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode
    • [3]IDTR (def=0x0) // Instruction double transfer rate
    • [4:5]ISIZE (def=0x0) // Instruction size
    • [8:10]ADMODE (def=0x0) // Address mode
    • [11]ADDTR (def=0x0) // Address double transfer rate
    • [12:13]ADSIZE (def=0x0) // Address size
    • [16:18]ABMODE (def=0x0) // Alternate byte mode
    • [19]ABDTR (def=0x0) // Alternate bytes double transfer rate
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size
    • [24:26]DMODE (def=0x0) // Data mode
    • [27]DDTR (def=0x0) // alternate bytes double transfer rate
    • [29]DQSE (def=0x0) // DQS enable
  • 0x520D1588WTCR// write timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles
  • 0x520D1590WIR// write instruction register

    • [0:31]INSTRUCTION (def=0x0) // INSTRUCTION
  • 0x520D15A0WABR// write alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // ALTERNATE
  • 0x520D1600HLCR// HyperBus latency configuration register

    • [0]LM (def=0x0) // Latency mode
    • [1]WZL (def=0x0) // Write zero latency
    • [8:15]TACC (def=0x0) // Access time
    • [16:23]TRWR (def=0x0) // Read write recovery time
• 0x420D2400OCTOSPI2//

  • 0x420D2400CR// control register

    • [28:29]FMODE (def=0x0) // Functional mode
    • [23]PMM (def=0x0) // Polling match mode
    • [22]APMS (def=0x0) // Automatic poll mode stop
    • [20]TOIE (def=0x0) // TimeOut interrupt enable
    • [19]SMIE (def=0x0) // Status match interrupt enable
    • [18]FTIE (def=0x0) // FIFO threshold interrupt enable
    • [17]TCIE (def=0x0) // Transfer complete interrupt enable
    • [16]TEIE (def=0x0) // Transfer error interrupt enable
    • [8:12]FTHRES (def=0x0) // IFO threshold level
    • [7]FSEL (def=0x0) // FLASH memory selection
    • [6]DQM (def=0x0) // Dual-quad mode
    • [3]TCEN (def=0x0) // Timeout counter enable
    • [2]DMAEN (def=0x0) // DMA enable
    • [1]ABORT (def=0x0) // Abort request
    • [0]EN (def=0x0) // Enable
  • 0x420D2408DCR1// device configuration register 1

    • [0]CKMODE (def=0x0) // Mode 0 / mode 3
    • [1]FRCK (def=0x0) // Free running clock
    • [3]DLYBYP (def=0x0) // Delay block bypass
    • [8:13]CSHT (def=0x0) // Chip-select high time
    • [16:20]DEVSIZE (def=0x0) // Device size
    • [24:26]MTYP (def=0x0) // Memory type
  • 0x420D240CDCR2// device configuration register 2

    • [0:7]PRESCALER (def=0x0) // Clock prescaler
    • [16:18]WRAPSIZE (def=0x0) // Wrap size
  • 0x420D2410DCR3// device configuration register 3

    • [0:7]MAXTRAN (def=0x0) // Maximum transfer
    • [16:20]CSBOUND (def=0x0) // CS boundary
  • 0x420D2414DCR4// DCR4

    • [0:31]REFRESH (def=0x0) // Refresh rate
  • 0x420D2420SR// status register

    • [0]TEF (def=0x0) // Transfer error flag
    • [1]TCF (def=0x0) // transfer complete flag
    • [2]FTF (def=0x0) // FIFO threshold flag
    • [3]SMF (def=0x0) // status match flag
    • [4]TOF (def=0x0) // timeout flag
    • [5]BUSY (def=0x0) // BUSY
    • [8:13]FLEVEL (def=0x0) // FIFO level
  • 0x420D2424FCR// flag clear register

    • [0]CTEF (def=0x0) // Clear Transfer error flag
    • [1]CTCF (def=0x0) // Clear transfer complete flag
    • [3]CSMF (def=0x0) // Clear status match flag
    • [4]CTOF (def=0x0) // Clear timeout flag
  • 0x420D2440DLR// data length register

    • [0:31]DL (def=0x0) // Data length
  • 0x420D2448AR// address register

    • [0:31]ADDRESS (def=0x0) // ADDRESS
  • 0x420D2450DR// data register

    • [0:31]DATA (def=0x0) // DATA
  • 0x420D2480PSMKR// polling status mask register

    • [0:31]MASK (def=0x0) // Status MASK
  • 0x420D2488PSMAR// polling status match register

    • [0:31]MATCH (def=0x0) // Status match
  • 0x420D2490PIR// polling interval register

    • [0:15]INTERVAL (def=0x0) // polling interval
  • 0x420D2500CCR// communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode
    • [3]IDTR (def=0x0) // Instruction double transfer rate
    • [4:5]ISIZE (def=0x0) // Instruction size
    • [8:10]ADMODE (def=0x0) // Address mode
    • [11]ADDTR (def=0x0) // Address double transfer rate
    • [12:13]ADSIZE (def=0x0) // Address size
    • [16:18]ABMODE (def=0x0) // Alternate byte mode
    • [19]ABDTR (def=0x0) // Alternate bytes double transfer rate
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size
    • [24:26]DMODE (def=0x0) // Data mode
    • [27]DDTR (def=0x0) // Alternate bytes double transfer rate
    • [29]DQSE (def=0x0) // DQS enable
    • [31]SIOO (def=0x0) // Send instruction only once mode
  • 0x420D2508TCR// timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles
    • [28]DHQC (def=0x0) // Delay hold quarter cycle
    • [30]SSHIFT (def=0x0) // Sample shift
  • 0x420D2510IR// instruction register

    • [0:31]INSTRUCTION (def=0x0) // INSTRUCTION
  • 0x420D2520ABR// alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // Alternate bytes
  • 0x420D2530LPTR// low-power timeout register

    • [0:15]TIMEOUT (def=0x0) // Timeout period
  • 0x420D2540WPCCR// wrap communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode
    • [3]IDTR (def=0x0) // Instruction double transfer rate
    • [4:5]ISIZE (def=0x0) // Instruction size
    • [8:10]ADMODE (def=0x0) // Address mode
    • [11]ADDTR (def=0x0) // Address double transfer rate
    • [12:13]ADSIZE (def=0x0) // Address size
    • [16:18]ABMODE (def=0x0) // Alternate byte mode
    • [19]ABDTR (def=0x0) // Alternate bytes double transfer rate
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size
    • [24:26]DMODE (def=0x0) // Data mode
    • [27]DDTR (def=0x0) // alternate bytes double transfer rate
    • [29]DQSE (def=0x0) // DQS enable
  • 0x420D2548WPTCR// wrap timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles
    • [28]DHQC (def=0x0) // Delay hold quarter cycle
    • [30]SSHIFT (def=0x0) // Sample shift
  • 0x420D2550WPIR// wrap instruction register

    • [0:31]INSTRUCTION (def=0x0) // INSTRUCTION
  • 0x420D2560WPABR// wrap alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // Alternate bytes
  • 0x420D2580WCCR// write communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode
    • [3]IDTR (def=0x0) // Instruction double transfer rate
    • [4:5]ISIZE (def=0x0) // Instruction size
    • [8:10]ADMODE (def=0x0) // Address mode
    • [11]ADDTR (def=0x0) // Address double transfer rate
    • [12:13]ADSIZE (def=0x0) // Address size
    • [16:18]ABMODE (def=0x0) // Alternate byte mode
    • [19]ABDTR (def=0x0) // Alternate bytes double transfer rate
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size
    • [24:26]DMODE (def=0x0) // Data mode
    • [27]DDTR (def=0x0) // alternate bytes double transfer rate
    • [29]DQSE (def=0x0) // DQS enable
  • 0x420D2588WTCR// write timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles
  • 0x420D2590WIR// write instruction register

    • [0:31]INSTRUCTION (def=0x0) // INSTRUCTION
  • 0x420D25A0WABR// write alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // ALTERNATE
  • 0x420D2600HLCR// HyperBus latency configuration register

    • [0]LM (def=0x0) // Latency mode
    • [1]WZL (def=0x0) // Write zero latency
    • [8:15]TACC (def=0x0) // Access time
    • [16:23]TRWR (def=0x0) // Read write recovery time
  interrupts:
  • [120] OCTOSPI2 // OCTOSPI2 global interrupt
• 0x520D2400SEC_OCTOSPI2//

  • 0x520D2400CR// control register

    • [28:29]FMODE (def=0x0) // Functional mode
    • [23]PMM (def=0x0) // Polling match mode
    • [22]APMS (def=0x0) // Automatic poll mode stop
    • [20]TOIE (def=0x0) // TimeOut interrupt enable
    • [19]SMIE (def=0x0) // Status match interrupt enable
    • [18]FTIE (def=0x0) // FIFO threshold interrupt enable
    • [17]TCIE (def=0x0) // Transfer complete interrupt enable
    • [16]TEIE (def=0x0) // Transfer error interrupt enable
    • [8:12]FTHRES (def=0x0) // IFO threshold level
    • [7]FSEL (def=0x0) // FLASH memory selection
    • [6]DQM (def=0x0) // Dual-quad mode
    • [3]TCEN (def=0x0) // Timeout counter enable
    • [2]DMAEN (def=0x0) // DMA enable
    • [1]ABORT (def=0x0) // Abort request
    • [0]EN (def=0x0) // Enable
  • 0x520D2408DCR1// device configuration register 1

    • [0]CKMODE (def=0x0) // Mode 0 / mode 3
    • [1]FRCK (def=0x0) // Free running clock
    • [3]DLYBYP (def=0x0) // Delay block bypass
    • [8:13]CSHT (def=0x0) // Chip-select high time
    • [16:20]DEVSIZE (def=0x0) // Device size
    • [24:26]MTYP (def=0x0) // Memory type
  • 0x520D240CDCR2// device configuration register 2

    • [0:7]PRESCALER (def=0x0) // Clock prescaler
    • [16:18]WRAPSIZE (def=0x0) // Wrap size
  • 0x520D2410DCR3// device configuration register 3

    • [0:7]MAXTRAN (def=0x0) // Maximum transfer
    • [16:20]CSBOUND (def=0x0) // CS boundary
  • 0x520D2414DCR4// DCR4

    • [0:31]REFRESH (def=0x0) // Refresh rate
  • 0x520D2420SR// status register

    • [0]TEF (def=0x0) // Transfer error flag
    • [1]TCF (def=0x0) // transfer complete flag
    • [2]FTF (def=0x0) // FIFO threshold flag
    • [3]SMF (def=0x0) // status match flag
    • [4]TOF (def=0x0) // timeout flag
    • [5]BUSY (def=0x0) // BUSY
    • [8:13]FLEVEL (def=0x0) // FIFO level
  • 0x520D2424FCR// flag clear register

    • [0]CTEF (def=0x0) // Clear Transfer error flag
    • [1]CTCF (def=0x0) // Clear transfer complete flag
    • [3]CSMF (def=0x0) // Clear status match flag
    • [4]CTOF (def=0x0) // Clear timeout flag
  • 0x520D2440DLR// data length register

    • [0:31]DL (def=0x0) // Data length
  • 0x520D2448AR// address register

    • [0:31]ADDRESS (def=0x0) // ADDRESS
  • 0x520D2450DR// data register

    • [0:31]DATA (def=0x0) // DATA
  • 0x520D2480PSMKR// polling status mask register

    • [0:31]MASK (def=0x0) // Status MASK
  • 0x520D2488PSMAR// polling status match register

    • [0:31]MATCH (def=0x0) // Status match
  • 0x520D2490PIR// polling interval register

    • [0:15]INTERVAL (def=0x0) // polling interval
  • 0x520D2500CCR// communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode
    • [3]IDTR (def=0x0) // Instruction double transfer rate
    • [4:5]ISIZE (def=0x0) // Instruction size
    • [8:10]ADMODE (def=0x0) // Address mode
    • [11]ADDTR (def=0x0) // Address double transfer rate
    • [12:13]ADSIZE (def=0x0) // Address size
    • [16:18]ABMODE (def=0x0) // Alternate byte mode
    • [19]ABDTR (def=0x0) // Alternate bytes double transfer rate
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size
    • [24:26]DMODE (def=0x0) // Data mode
    • [27]DDTR (def=0x0) // Alternate bytes double transfer rate
    • [29]DQSE (def=0x0) // DQS enable
    • [31]SIOO (def=0x0) // Send instruction only once mode
  • 0x520D2508TCR// timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles
    • [28]DHQC (def=0x0) // Delay hold quarter cycle
    • [30]SSHIFT (def=0x0) // Sample shift
  • 0x520D2510IR// instruction register

    • [0:31]INSTRUCTION (def=0x0) // INSTRUCTION
  • 0x520D2520ABR// alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // Alternate bytes
  • 0x520D2530LPTR// low-power timeout register

    • [0:15]TIMEOUT (def=0x0) // Timeout period
  • 0x520D2540WPCCR// wrap communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode
    • [3]IDTR (def=0x0) // Instruction double transfer rate
    • [4:5]ISIZE (def=0x0) // Instruction size
    • [8:10]ADMODE (def=0x0) // Address mode
    • [11]ADDTR (def=0x0) // Address double transfer rate
    • [12:13]ADSIZE (def=0x0) // Address size
    • [16:18]ABMODE (def=0x0) // Alternate byte mode
    • [19]ABDTR (def=0x0) // Alternate bytes double transfer rate
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size
    • [24:26]DMODE (def=0x0) // Data mode
    • [27]DDTR (def=0x0) // alternate bytes double transfer rate
    • [29]DQSE (def=0x0) // DQS enable
  • 0x520D2548WPTCR// wrap timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles
    • [28]DHQC (def=0x0) // Delay hold quarter cycle
    • [30]SSHIFT (def=0x0) // Sample shift
  • 0x520D2550WPIR// wrap instruction register

    • [0:31]INSTRUCTION (def=0x0) // INSTRUCTION
  • 0x520D2560WPABR// wrap alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // Alternate bytes
  • 0x520D2580WCCR// write communication configuration register

    • [0:2]IMODE (def=0x0) // Instruction mode
    • [3]IDTR (def=0x0) // Instruction double transfer rate
    • [4:5]ISIZE (def=0x0) // Instruction size
    • [8:10]ADMODE (def=0x0) // Address mode
    • [11]ADDTR (def=0x0) // Address double transfer rate
    • [12:13]ADSIZE (def=0x0) // Address size
    • [16:18]ABMODE (def=0x0) // Alternate byte mode
    • [19]ABDTR (def=0x0) // Alternate bytes double transfer rate
    • [20:21]ABSIZE (def=0x0) // Alternate bytes size
    • [24:26]DMODE (def=0x0) // Data mode
    • [27]DDTR (def=0x0) // alternate bytes double transfer rate
    • [29]DQSE (def=0x0) // DQS enable
  • 0x520D2588WTCR// write timing configuration register

    • [0:4]DCYC (def=0x0) // Number of dummy cycles
  • 0x520D2590WIR// write instruction register

    • [0:31]INSTRUCTION (def=0x0) // INSTRUCTION
  • 0x520D25A0WABR// write alternate bytes register

    • [0:31]ALTERNATE (def=0x0) // ALTERNATE
  • 0x520D2600HLCR// HyperBus latency configuration register

    • [0]LM (def=0x0) // Latency mode
    • [1]WZL (def=0x0) // Write zero latency
    • [8:15]TACC (def=0x0) // Access time
    • [16:23]TRWR (def=0x0) // Read write recovery time
• 0x420C4000OCTOSPIM// OCTOSPI I/O manager

  • 0x420C4000CR// control register

    • [16:23]REQ2ACK_TIME (def=0x0) // REQ to ACK time
    • [0]MUXEN (def=0x0) // Multiplexed mode enable
  • 0x420C4004P1CR// OCTOSPI I/O manager Port 1 configuration register

    • [25:26]IOHSRC (def=0x1) // IOHSR
    • [24]IOHEN (def=0x1) // IOHEN
    • [17:18]IOLSRC (def=0x0) // IOLSRC
    • [16]IOLEN (def=0x1) // IOLEN
    • [9]NCSSRC (def=0x0) // NCSSRC
    • [8]NCSEN (def=0x1) // NCSEN
    • [5]DQSSRC (def=0x0) // DQSSRC
    • [4]DQSEN (def=0x1) // DQSEN
    • [1]CLKSRC (def=0x0) // CLKSRC
    • [0]CLKEN (def=0x1) // CLKEN
  • 0x420C4008P2CR// OCTOSPI I/O manager Port 2 configuration register

    • [25:26]IOHSRC (def=0x3) // IOHSR
    • [24]IOHEN (def=0x1) // IOHEN
    • [17:18]IOLSRC (def=0x2) // IOLSRC
    • [16]IOLEN (def=0x1) // IOLEN
    • [9]NCSSRC (def=0x1) // NCSSRC
    • [8]NCSEN (def=0x1) // NCSEN
    • [5]DQSSRC (def=0x1) // DQSSRC
    • [4]DQSEN (def=0x1) // DQSEN
    • [1]CLKSRC (def=0x1) // CLKSRC
    • [0]CLKEN (def=0x1) // CLKEN
• 0x520C4000SEC_OCTOSPIM//

  • 0x520C4000CR// control register

    • [16:23]REQ2ACK_TIME (def=0x0) // REQ to ACK time
    • [0]MUXEN (def=0x0) // Multiplexed mode enable
  • 0x520C4004P1CR// OCTOSPI I/O manager Port 1 configuration register

    • [25:26]IOHSRC (def=0x1) // IOHSR
    • [24]IOHEN (def=0x1) // IOHEN
    • [17:18]IOLSRC (def=0x0) // IOLSRC
    • [16]IOLEN (def=0x1) // IOLEN
    • [9]NCSSRC (def=0x0) // NCSSRC
    • [8]NCSEN (def=0x1) // NCSEN
    • [5]DQSSRC (def=0x0) // DQSSRC
    • [4]DQSEN (def=0x1) // DQSEN
    • [1]CLKSRC (def=0x0) // CLKSRC
    • [0]CLKEN (def=0x1) // CLKEN
  • 0x520C4008P2CR// OCTOSPI I/O manager Port 2 configuration register

    • [25:26]IOHSRC (def=0x3) // IOHSR
    • [24]IOHEN (def=0x1) // IOHEN
    • [17:18]IOLSRC (def=0x2) // IOLSRC
    • [16]IOLEN (def=0x1) // IOLEN
    • [9]NCSSRC (def=0x1) // NCSSRC
    • [8]NCSEN (def=0x1) // NCSEN
    • [5]DQSSRC (def=0x1) // DQSSRC
    • [4]DQSEN (def=0x1) // DQSEN
    • [1]CLKSRC (def=0x1) // CLKSRC
    • [0]CLKEN (def=0x1) // CLKEN
• 0x46005000OPAMP// Operational amplifiers

  • 0x46005000OPAMP1_CSR// OPAMP1 control/status register

    • [0]OPAEN (def=0x0) // OPAMP enable
    • [1]OPALPM (def=0x0) // OPAMP low-power mode The OPAMP must be disabled to change this configuration.
    • [2:3]OPAMODE (def=0x0) // OPAMP PGA mode 00 and 01: internal PGA disabled
    • [4:5]PGA_GAIN (def=0x0) // OPAMP programmable amplifier gain value
    • [8:9]VM_SEL (def=0x0) // Inverting input selection These bits are used only when OPAMODE = 00, 01 or 10. 1x: inverting input
    • [10]VP_SEL (def=0x0) // Non-inverted input selection
    • [12]CALON (def=0x0) // Calibration mode enable
    • [13]CALSEL (def=0x0) // Calibration selection
    • [14]USERTRIM (def=0x0) // ‘factory’ or ‘user’ offset trimmed values selection This bit is active for normal and low-p
    • [15]CALOUT (def=0x0) // OPAMP calibration output During the calibration mode, the offset is trimmed when this signal toggle
    • [30]OPAHSM (def=0x0) // OPAMP high-speed mode This bit is effective for both normal and low-power modes.
    • [31]OPA_RANGE (def=0x0) // OPAMP range setting This bit must be set before enabling the OPAMP and this bit affects all OPAMP i
  • 0x46005004OPAMP1_OTR// OPAMP1 offset trimming register in normal mode

    • [0:4]TRIMOFFSETN (def=0x0) // Trim for NMOS differential pairs
    • [8:12]TRIMOFFSETP (def=0x0) // Trim for PMOS differential pairs
  • 0x46005008OPAMP1_LPOTR// OPAMP1 offset trimming register in low-power mode

    • [0:4]TRIMLPOFFSETN (def=0x0) // Low-power mode trim for NMOS differential pairs
    • [8:12]TRIMLPOFFSETP (def=0x0) // Low-power mode trim for PMOS differential pairs
  • 0x46005010OPAMP2_CRS// OPAMP2 control/status register

    • [0]OPAEN (def=0x0) // OPAMP enable
    • [1]OPALPM (def=0x0) // OPAMP low-power mode The OPAMP must be disabled to change this configuration.
    • [2:3]OPAMODE (def=0x0) // OPAMP PGA mode 00 and 01: internal PGA disabled
    • [4:5]PGA_GAIN (def=0x0) // OPAMP programmable amplifier gain value
    • [8:9]VM_SEL (def=0x0) // Inverting input selection These bits are used only when OPAMODE = 00, 01 or 10. in PGA mode for fil
    • [10]VP_SEL (def=0x0) // Non inverted input selection
    • [12]CALON (def=0x0) // Calibration mode enable
    • [13]CALSEL (def=0x0) // Calibration selection
    • [14]USERTRIM (def=0x0) // ‘factory’ or ‘user’ offset trimmed values selection This bit is active for normal and low-p
    • [15]CALOUT (def=0x0) // OPAMP calibration output During calibration mode, the offset is trimmed when this signal toggles.
    • [30]OPAHSM (def=0x0) // OPAMP high-speed mode This bit is effective for both normal and high-speed modes.
  • 0x46005014OPAMP2_OTR// OPAMP2 offset trimming register in normal mode

    • [0:4]TRIMOFFSETN (def=0x0) // Trim for NMOS differential pairs
    • [8:12]TRIMOFFSETP (def=0x0) // Trim for PMOS differential pairs
  • 0x46005018OPAMP2_LPOTR// OPAMP2 offset trimming register in low-power mode

    • [0:4]TRIMLPOFFSETN (def=0x0) // Low-power mode trim for NMOS differential pairs
    • [8:12]TRIMLPOFFSETP (def=0x0) // Low-power mode trim for PMOS differential pairs
• 0x56005000SEC_OPAMP//

  • 0x56005000OPAMP1_CSR// OPAMP1 control/status register

    • [0]OPAEN (def=0x0) // OPAMP enable
    • [1]OPALPM (def=0x0) // OPAMP low-power mode The OPAMP must be disabled to change this configuration.
    • [2:3]OPAMODE (def=0x0) // OPAMP PGA mode 00 and 01: internal PGA disabled
    • [4:5]PGA_GAIN (def=0x0) // OPAMP programmable amplifier gain value
    • [8:9]VM_SEL (def=0x0) // Inverting input selection These bits are used only when OPAMODE = 00, 01 or 10. 1x: inverting input
    • [10]VP_SEL (def=0x0) // Non-inverted input selection
    • [12]CALON (def=0x0) // Calibration mode enable
    • [13]CALSEL (def=0x0) // Calibration selection
    • [14]USERTRIM (def=0x0) // ‘factory’ or ‘user’ offset trimmed values selection This bit is active for normal and low-p
    • [15]CALOUT (def=0x0) // OPAMP calibration output During the calibration mode, the offset is trimmed when this signal toggle
    • [30]OPAHSM (def=0x0) // OPAMP high-speed mode This bit is effective for both normal and low-power modes.
    • [31]OPA_RANGE (def=0x0) // OPAMP range setting This bit must be set before enabling the OPAMP and this bit affects all OPAMP i
  • 0x56005004OPAMP1_OTR// OPAMP1 offset trimming register in normal mode

    • [0:4]TRIMOFFSETN (def=0x0) // Trim for NMOS differential pairs
    • [8:12]TRIMOFFSETP (def=0x0) // Trim for PMOS differential pairs
  • 0x56005008OPAMP1_LPOTR// OPAMP1 offset trimming register in low-power mode

    • [0:4]TRIMLPOFFSETN (def=0x0) // Low-power mode trim for NMOS differential pairs
    • [8:12]TRIMLPOFFSETP (def=0x0) // Low-power mode trim for PMOS differential pairs
  • 0x56005010OPAMP2_CRS// OPAMP2 control/status register

    • [0]OPAEN (def=0x0) // OPAMP enable
    • [1]OPALPM (def=0x0) // OPAMP low-power mode The OPAMP must be disabled to change this configuration.
    • [2:3]OPAMODE (def=0x0) // OPAMP PGA mode 00 and 01: internal PGA disabled
    • [4:5]PGA_GAIN (def=0x0) // OPAMP programmable amplifier gain value
    • [8:9]VM_SEL (def=0x0) // Inverting input selection These bits are used only when OPAMODE = 00, 01 or 10. in PGA mode for fil
    • [10]VP_SEL (def=0x0) // Non inverted input selection
    • [12]CALON (def=0x0) // Calibration mode enable
    • [13]CALSEL (def=0x0) // Calibration selection
    • [14]USERTRIM (def=0x0) // ‘factory’ or ‘user’ offset trimmed values selection This bit is active for normal and low-p
    • [15]CALOUT (def=0x0) // OPAMP calibration output During calibration mode, the offset is trimmed when this signal toggles.
    • [30]OPAHSM (def=0x0) // OPAMP high-speed mode This bit is effective for both normal and high-speed modes.
  • 0x56005014OPAMP2_OTR// OPAMP2 offset trimming register in normal mode

    • [0:4]TRIMOFFSETN (def=0x0) // Trim for NMOS differential pairs
    • [8:12]TRIMOFFSETP (def=0x0) // Trim for PMOS differential pairs
  • 0x56005018OPAMP2_LPOTR// OPAMP2 offset trimming register in low-power mode

    • [0:4]TRIMLPOFFSETN (def=0x0) // Low-power mode trim for NMOS differential pairs
    • [8:12]TRIMLPOFFSETP (def=0x0) // Low-power mode trim for PMOS differential pairs
• 0x42040000OTG_HS// OTG_HS

  • 0x42040000GOTGCTL// The GOTGCTL register controls the behavior and reflects the status of the OTG function of the core.

    • [0]SRQSCS (def=0x0) // SRQSCS
    • [1]SRQ (def=0x0) // SRQ
    • [2]VBVALOEN (def=0x0) // VBVALOEN
    • [3]VBVALOVAL (def=0x0) // VBVALOVAL
    • [4]AVALOEN (def=0x0) // AVALOEN
    • [5]AVALOVAL (def=0x0) // AVALOVAL
    • [6]BVALOEN (def=0x0) // BVALOEN
    • [7]BVALOVAL (def=0x0) // BVALOVAL
    • [8]HNGSCS (def=0x0) // HNGSCS
    • [9]HNPRQ (def=0x0) // HNPRQ
    • [10]HSHNPEN (def=0x0) // HSHNPEN
    • [11]DHNPEN (def=0x0) // DHNPEN
    • [12]EHEN (def=0x0) // EHEN
    • [16]CIDSTS (def=0x1) // CIDSTS
    • [17]DBCT (def=0x0) // DBCT
    • [18]ASVLD (def=0x0) // ASVLD
    • [19]BSVLD (def=0x0) // BSVLD
    • [20]OTGVER (def=0x0) // OTGVER
    • [21]CURMOD (def=0x0) // CURMOD
  • 0x42040004GOTGINT// The application reads this register whenever there is an OTG interrupt and clears the bits in this

    • [2]SEDET (def=0x0) // SEDET
    • [8]SRSSCHG (def=0x0) // SRSSCHG
    • [9]HNSSCHG (def=0x0) // HNSSCHG
    • [17]HNGDET (def=0x0) // HNGDET
    • [18]ADTOCHG (def=0x0) // ADTOCHG
    • [19]DBCDNE (def=0x0) // DBCDNE
  • 0x42040008GAHBCFG// This register can be used to configure the core after power-on or a change in mode. This register m

    • [0]GINTMSK (def=0x0) // GINTMSK
    • [7]TXFELVL (def=0x0) // TXFELVL
    • [8]PTXFELVL (def=0x0) // PTXFELVL
  • 0x4204000CGUSBCFG// This register can be used to configure the core after power-on or a changing to host mode or device

    • [0:2]TOCAL (def=0x0) // TOCAL
    • [6]PHYSEL (def=0x0) // PHYSEL
    • [8]SRPCAP (def=0x0) // SRPCAP
    • [9]HNPCAP (def=0x0) // HNPCAP
    • [10:13]TRDT (def=0x5) // TRDT
    • [15]PHYLPC (def=0x0) // PHYLPC
    • [22]TSDPS (def=0x0) // TSDPS
    • [29]FHMOD (def=0x0) // FHMOD
    • [30]FDMOD (def=0x0) // FDMOD
  • 0x42040010GRSTCTL// The application uses this register to reset various hardware features inside the core.

    • [0]CSRST (def=0x0) // CSRST
    • [1]PSRST (def=0x0) // PSRST
    • [2]FSRST (def=0x0) // FSRST
    • [4]RXFFLSH (def=0x0) // RXFFLSH
    • [5]TXFFLSH (def=0x0) // TXFFLSH
    • [6:10]TXFNUM (def=0x0) // TXFNUM
    • [30]DMAREQ (def=0x0) // DMAREQ
    • [31]AHBIDL (def=0x1) // AHBIDL
  • 0x42040014GINTSTS// This register interrupts the application for system-level events in the current mode (device mode o

    • [0]CMOD (def=0x0) // CMOD
    • [1]MMIS (def=0x0) // MMIS
    • [2]OTGINT (def=0x0) // OTGINT
    • [3]SOF (def=0x0) // SOF
    • [4]RXFLVL (def=0x0) // RXFLVL
    • [5]NPTXFE (def=0x1) // NPTXFE
    • [6]GINAKEFF (def=0x0) // GINAKEFF
    • [7]GONAKEFF (def=0x0) // GONAKEFF
    • [10]ESUSP (def=0x0) // ESUSP
    • [11]USBSUSP (def=0x0) // USBSUSP
    • [12]USBRST (def=0x0) // USBRST
    • [13]ENUMDNE (def=0x0) // ENUMDNE
    • [14]ISOODRP (def=0x0) // ISOODRP
    • [15]EOPF (def=0x0) // EOPF
    • [18]IEPINT (def=0x0) // IEPINT
    • [19]OEPINT (def=0x0) // OEPINT
    • [20]IISOIXFR (def=0x0) // IISOIXFR
    • [21]IPXFR (def=0x0) // IPXFR
    • [22]DATAFSUSP (def=0x0) // DATAFSUSP
    • [23]RSTDET (def=0x0) // RSTDET
    • [24]HPRTINT (def=0x0) // HPRTINT
    • [25]HCINT (def=0x0) // HCINT
    • [26]PTXFE (def=0x1) // PTXFE
    • [27]LPMINT (def=0x0) // LPMINT
    • [28]CIDSCHG (def=0x0) // CIDSCHG
    • [29]DISCINT (def=0x0) // DISCINT
    • [30]SRQINT (def=0x0) // SRQINT
    • [31]WKUPINT (def=0x0) // WKUPINT
  • 0x42040018GINTMSK// This register works with the core interrupt register to interrupt the application. When an interrup

    • [1]MMISM (def=0x0) // MMISM
    • [2]OTGINT (def=0x0) // OTGINT
    • [3]SOFM (def=0x0) // SOFM
    • [4]RXFLVLM (def=0x0) // RXFLVLM
    • [5]NPTXFEM (def=0x0) // NPTXFEM
    • [6]GINAKEFFM (def=0x0) // GINAKEFFM
    • [7]GONAKEFFM (def=0x0) // GONAKEFFM
    • [10]ESUSPM (def=0x0) // ESUSPM
    • [11]USBSUSPM (def=0x0) // USBSUSPM
    • [12]USBRST (def=0x0) // USBRST
    • [13]ENUMDNEM (def=0x0) // ENUMDNEM
    • [14]ISOODRPM (def=0x0) // ISOODRPM
    • [15]EOPFM (def=0x0) // EOPFM
    • [18]IEPINT (def=0x0) // IEPINT
    • [19]OEPINT (def=0x0) // OEPINT
    • [20]IISOIXFRM (def=0x0) // IISOIXFRM
    • [21]IPXFRM (def=0x0) // IPXFRM
    • [22]FSUSPM (def=0x0) // FSUSPM
    • [23]RSTDETM (def=0x0) // RSTDETM
    • [24]PRTIM (def=0x0) // PRTIM
    • [25]HCIM (def=0x0) // HCIM
    • [26]PTXFEM (def=0x0) // PTXFEM
    • [27]LPMINTM (def=0x0) // LPMINTM
    • [28]CIDSCHGM (def=0x0) // CIDSCHGM
    • [29]DISCINT (def=0x0) // DISCINT
    • [30]SRQIM (def=0x0) // SRQIM
    • [31]WUIM (def=0x0) // WUIM
  • 0x4204001CGRXSTSR_DEVICE// This description is for register GRXSTSR in Device mode. A read to the receive status debug read re

    • [0:3]EPNUM (def=0x0) // EPNUM
    • [4:14]BCNT (def=0x0) // BCNT
    • [15:16]DPID (def=0x0) // DPID
    • [17:20]PKTSTS (def=0x0) // PKTSTS
    • [21:24]FRMNUM (def=0x0) // FRMNUM
    • [27]STSPHST (def=0x0) // STSPHST
  • 0x4204001CGRXSTSR_HOST// This description is for register GRXSTSR in Host mode

    • [0:3]CHNUM (def=0x0) // CHNUM
    • [4:14]BCNT (def=0x0) // BCNT
    • [15:16]DPID (def=0x0) // DPID
    • [17:20]PKTSTS (def=0x0) // PKTSTS
  • 0x42040020GRXSTSP_DEVICE// This description is for register GRXSTSP in Device mode. Similarly to GRXSTSR (receive status debug

    • [0:3]EPNUM (def=0x0) // EPNUM
    • [4:14]BCNT (def=0x0) // BCNT
    • [15:16]DPID (def=0x0) // DPID
    • [17:20]PKTSTS (def=0x0) // PKTSTS
    • [21:24]FRMNUM (def=0x0) // FRMNUM
    • [27]STSPHST (def=0x0) // STSPHST
  • 0x42040020GRXSTSP_HOST// This description is for register GRXSTSP in HOST mode

    • [0:3]CHNUM (def=0x0) // CHNUM
    • [4:14]BCNT (def=0x0) // BCNT
    • [15:16]DPID (def=0x0) // DPID
    • [17:20]PKTSTS (def=0x0) // PKTSTS
  • 0x42040024GRXFSIZ// The application can program the RAM size that must be allocated to the Rx FIFO.

    • [0:15]RXFD (def=0x400) // RXFD
  • 0x42040028HNPTXFSIZ// Host mode

    • [0:15]NPTXFSA (def=0x200) // NPTXFSA
    • [16:31]NPTXFD (def=0x200) // NPTXFD
  • 0x4204002CHNPTXSTS// In device mode, this register is not valid. This read-only register contains the free space informa

    • [0:15]NPTXFSAV (def=0x400) // NPTXFSAV
    • [16:23]NPTQXSAV (def=0x8) // NPTQXSAV
    • [24:30]NPTXQTOP (def=0x0) // NPTXQTOP
  • 0x42040038GCCFG// OTG general core configuration register

    • [0]DCDET (def=0x0) // DCDET
    • [1]PDET (def=0x0) // PDET
    • [2]SDET (def=0x0) // SDET
    • [3]PS2DET (def=0x0) // PS2DET
    • [16]PWRDWN (def=0x0) // PWRDWN
    • [17]BCDEN (def=0x0) // BCDEN
    • [18]DCDEN (def=0x0) // DCDEN
    • [19]PDEN (def=0x0) // PDEN
    • [20]SDEN (def=0x0) // SDEN
    • [21]VBDEN (def=0x0) // VBDEN
  • 0x4204003CCID// This is a register containing the Product ID as reset value.

    • [0:31]PRODUCT_ID (def=0x3100) // PRODUCT_ID
  • 0x42040054GLPMCFG// OTG core LPM configuration register

    • [0]LPMEN (def=0x0) // LPMEN
    • [1]LPMACK (def=0x0) // LPMACK
    • [2:5]BESL (def=0x0) // BESL
    • [6]REMWAKE (def=0x0) // REMWAKE
    • [7]L1SSEN (def=0x0) // L1SSEN
    • [8:11]BESLTHRS (def=0x0) // BESLTHRS
    • [12]L1DSEN (def=0x0) // L1DSEN
    • [13:14]LPMRSP (def=0x0) // LPMRSP
    • [15]SLPSTS (def=0x0) // SLPSTS
    • [16]L1RSMOK (def=0x0) // L1RSMOK
    • [17:20]LPMCHIDX (def=0x0) // LPMCHIDX
    • [21:23]LPMRCNT (def=0x0) // LPMRCNT
    • [24]SNDLPM (def=0x0) // SNDLPM
    • [25:27]LPMRCNTSTS (def=0x0) // LPMRCNTSTS
    • [28]ENBESL (def=0x0) // ENBESL
  • 0x42040100HPTXFSIZ// OTG host periodic transmit FIFO size register

    • [0:15]PTXSA (def=0x800) // PTXSA
    • [16:31]PTXFSIZ (def=0x200) // PTXFSIZ
  • 0x42040104DIEPTXF1// OTG device IN endpoint transmit FIFO 1 size register

    • [0:15]INEPTXSA (def=0x400) // INEPTXSA
    • [16:31]INEPTXFD (def=0x200) // INEPTXFD
  • 0x42040108DIEPTXF2// OTG device IN endpoint transmit FIFO 2 size register

    • [0:15]INEPTXSA (def=0x600) // INEPTXSA
    • [16:31]INEPTXFD (def=0x200) // INEPTXFD
  • 0x4204010CDIEPTXF3// OTG device IN endpoint transmit FIFO 3 size register

    • [0:15]INEPTXSA (def=0x800) // INEPTXSA
    • [16:31]INEPTXFD (def=0x200) // INEPTXFD
  • 0x42040110DIEPTXF4// OTG device IN endpoint transmit FIFO 4 size register

    • [0:15]INEPTXSA (def=0xA00) // INEPTXSA
    • [16:31]INEPTXFD (def=0x200) // INEPTXFD
  • 0x42040114DIEPTXF5// OTG device IN endpoint transmit FIFO 5 size register

    • [0:15]INEPTXSA (def=0xC00) // INEPTXSA
    • [16:31]INEPTXFD (def=0x200) // INEPTXFD
  • 0x42040118DIEPTXF6// OTG device IN endpoint transmit FIFO 6 size register

    • [0:15]INEPTXSA (def=0xE00) // INEPTXSA
    • [16:31]INEPTXFD (def=0x200) // INEPTXFD
  • 0x4204011CDIEPTXF7// OTG device IN endpoint transmit FIFO 7 size register

    • [0:15]INEPTXSA (def=0x1000) // INEPTXSA
    • [16:31]INEPTXFD (def=0x200) // INEPTXFD
  • 0x42040120DIEPTXF8// OTG device IN endpoint transmit FIFO 8 size register

    • [0:15]INEPTXSA (def=0x1200) // INEPTXSA
    • [16:31]INEPTXFD (def=0x200) // INEPTXFD
  • 0x42040400HCFG// This register configures the core after power-on. Do not make changes to this register after initia

    • [0:1]FSLSPCS (def=0x0) // FSLSPCS
    • [2]FSLSS (def=0x0) // FSLSS
  • 0x42040404HFIR// This register stores the frame interval information for the current speed to which the OTG controll

    • [0:15]FRIVL (def=0xEA60) // FRIVL
    • [16]RLDCTRL (def=0x0) // RLDCTRL
  • 0x42040408HFNUM// This register indicates the current frame number. It also indicates the time remaining (in terms of

    • [0:15]FRNUM (def=0x3FFF) // FRNUM
    • [16:31]FTREM (def=0x0) // FTREM
  • 0x42040410HPTXSTS// This read-only register contains the free space information for the periodic Tx FIFO and the period

    • [0:15]PTXFSAVL (def=0x100) // PTXFSAVL
    • [16:23]PTXQSAV (def=0x8) // PTXQSAV
    • [24:31]PTXQTOP (def=0x0) // PTXQTOP
  • 0x42040414HAINT// When a significant event occurs on a channel, the host all channels interrupt register interrupts t

    • [0:15]HAINT (def=0x0) // HAINT
  • 0x42040418HAINTMSK// The host all channel interrupt mask register works with the host all channel interrupt register to

    • [0:15]HAINTM (def=0x0) // HAINTM
  • 0x42040440HPRT// This register is available only in host mode. Currently, the OTG host supports only one port. A sin

    • [0]PCSTS (def=0x0) // PCSTS
    • [1]PCDET (def=0x0) // PCDET
    • [2]PENA (def=0x0) // PENA
    • [3]PENCHNG (def=0x0) // PENCHNG
    • [4]POCA (def=0x0) // POCA
    • [5]POCCHNG (def=0x0) // POCCHNG
    • [6]PRES (def=0x0) // PRES
    • [7]PSUSP (def=0x0) // PSUSP
    • [8]PRST (def=0x0) // PRST
    • [10:11]PLSTS (def=0x0) // PLSTS
    • [12]PPWR (def=0x0) // PPWR
    • [13:16]PTCTL (def=0x0) // PTCTL
    • [17:18]PSPD (def=0x0) // PSPD
  • 0x42040500HCCHAR0// OTG host channel 0 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x42040504HCSPLT0// OTG host channel 0 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x42040524HCSPLT1// OTG host channel 1 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x42040544HCSPLT2// OTG host channel 2 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x42040564HCSPLT3// OTG host channel 3 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x42040584HCSPLT4// OTG host channel 4 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x420405A4HCSPLT5// OTG host channel 5 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x420405C4HCSPLT6// OTG host channel 6 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x420405E4HCSPLT7// OTG host channel 7 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x42040604HCSPLT8// OTG host channel 8 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x42040624HCSPLT9// OTG host channel 9 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x42040644HCSPLT10// OTG host channel 10 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x42040664HCSPLT11// OTG host channel 11 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x42040684HCSPLT12// OTG host channel 0 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x420406A4HCSPLT13// OTG host channel 13 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x420406C4HCSPLT14// OTG host channel 14 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x420406E4HCSPLT15// OTG host channel 15 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x42040508HCINT0// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x4204050CHCINTMSK0// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x42040510HCTSIZ0// OTG host channel 0 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x42040514HCDMA0// OTG host channel 0 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x42040534HCDMA1// OTG host channel 1 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x42040554HCDMA2// OTG host channel 2 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x42040574HCDMA3// OTG host channel 3 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x42040594HCDMA4// OTG host channel 4 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x420405B4HCDMA5// OTG host channel 5 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x420405D4HCDMA6// OTG host channel 6 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x420405F4HCDMA7// OTG host channel 7 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x42040614HCDMA8// OTG host channel 8 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x42040634HCDMA9// OTG host channel 9 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x42040654HCDMA10// OTG host channel 10 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x42040674HCDMA11// OTG host channel 11 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x42040694HCDMA12// OTG host channel 12 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x420406B4HCDMA13// OTG host channel 13 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x420406D4HCDMA14// OTG host channel 14 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x420406F4HCDMA15// OTG host channel 15 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x42040520HCCHAR1// OTG host channel 1 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x42040528HCINT1_DEVICE// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x4204052CHCINTMSK1// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x42040530HCTSIZ1// OTG host channel 1 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x42040540HCCHAR2// OTG host channel 2 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x42040548HCINT2// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x4204054CHCINTMSK2// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x42040550HCTSIZ2// OTG host channel 2 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x42040560HCCHAR3// OTG host channel 3 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x42040568HCINT3// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x4204056CHCINTMSK3// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x42040570HCTSIZ3// OTG host channel 3 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x42040580HCCHAR4// OTG host channel 4 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x42040588HCINT4// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x4204058CHCINTMSK4// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x42040590HCTSIZ4// OTG host channel 4 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x420405A0HCCHAR5// OTG host channel 5 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x420405A8HCINT5// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x420405ACHCINTMSK5// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x420405B0HCTSIZ5// OTG host channel 5 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x420405C0HCCHAR6// OTG host channel 6 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x420405C8HCINT6// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x420405CCHCINTMSK6// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x420405D0HCTSIZ6// OTG host channel 6 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x420405E0HCCHAR7// OTG host channel 7 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x420405E8HCINT7// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x420405ECHCINTMSK7// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x420405F0HCTSIZ7// OTG host channel 7 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x42040600HCCHAR8// OTG host channel 8 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x42040608HCINT8// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x4204060CHCINTMSK8// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x42040610HCTSIZ8// OTG host channel 8 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x42040620HCCHAR9// OTG host channel 9 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x42040628HCINT9// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x4204062CHCINTMSK9// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x42040630HCTSIZ9// OTG host channel 9 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x42040640HCCHAR10// OTG host channel 10 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x42040648HCINT10// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x4204064CHCINTMSK10// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x42040650HCTSIZ10// OTG host channel 10 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x42040660HCCHAR11// OTG host channel 11 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x42040680HCCHAR12// OTG host channel 12 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x420406A0HCCHAR13// OTG host channel 13 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x420406C0HCCHAR14// OTG host channel 14 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x420406E0HCCHAR15// OTG host channel 15 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x42040668HCINT11// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x42040688HCINT12// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x420406A8HCINT13// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x420406C8HCINT14// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x420406E8HCINT15// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x4204066CHCINTMSK11// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x4204068CHCINTMSK12// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x420406ACHCINTMSK13// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x420406CCHCINTMSK14// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x420406ECHCINTMSK15// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x42040670HCTSIZ11// OTG host channel 11 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x42040690HCTSIZ12// OTG host channel 12 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x420406B0HCTSIZ13// OTG host channel 13 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x420406D0HCTSIZ14// OTG host channel 14 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x420406F0HCTSIZ15// OTG host channel 15 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x42040800DCFG// This register configures the core in device mode after power-on or after certain control commands o

    • [0:1]DSPD (def=0x0) // DSPD
    • [2]NZLSOHSK (def=0x0) // NZLSOHSK
    • [4:10]DAD (def=0x0) // DAD
    • [11:12]PFIVL (def=0x0) // PFIVL
    • [15]ERRATIM (def=0x0) // ERRATIM
  • 0x42040804DCTL// OTG device control register

    • [0]RWUSIG (def=0x0) // RWUSIG
    • [1]SDIS (def=0x1) // SDIS
    • [2]GINSTS (def=0x0) // GINSTS
    • [3]GONSTS (def=0x0) // GONSTS
    • [4:6]TCTL (def=0x0) // TCTL
    • [7]SGINAK (def=0x0) // SGINAK
    • [8]CGINAK (def=0x0) // CGINAK
    • [9]SGONAK (def=0x0) // SGONAK
    • [10]CGONAK (def=0x0) // CGONAK
    • [11]POPRGDNE (def=0x0) // POPRGDNE
    • [18]DSBESLRJCT (def=0x0) // DSBESLRJCT
  • 0x42040808DSTS// This register indicates the status of the core with respect to USB-related events. It must be read

    • [0]SUSPSTS (def=0x0) // SUSPSTS
    • [1:2]ENUMSPD (def=0x0) // ENUMSPD
    • [3]EERR (def=0x0) // EERR
    • [8:21]FNSOF (def=0x0) // FNSOF
    • [22:23]DEVLNSTS (def=0x0) // DEVLNSTS
  • 0x42040810DIEPMSK// This register works with each of the DIEPINTx registers for all endpoints to generate an interrupt

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]EPDM (def=0x0) // EPDM
    • [2]AHBERRM (def=0x0) // AHBERRM
    • [3]TOM (def=0x0) // TOM
    • [4]ITTXFEMSK (def=0x0) // ITTXFEMSK
    • [5]INEPNMM (def=0x0) // INEPNMM
    • [6]INEPNEM (def=0x0) // INEPNEM
    • [8]TXFURM (def=0x0) // TXFURM
    • [13]NAKM (def=0x0) // NAKM
  • 0x42040814DOEPMSK// This register works with each of the DOEPINTx registers for all endpoints to generate an interrupt

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]EPDM (def=0x0) // EPDM
    • [2]AHBERRM (def=0x0) // AHBERRM
    • [3]STUPM (def=0x0) // STUPM
    • [4]OTEPDM (def=0x0) // OTEPDM
    • [5]STSPHSRXM (def=0x0) // STSPHSRXM
    • [6]B2BSTUPM (def=0x0) // B2BSTUPM
    • [8]OUTPKTERRM (def=0x0) // OUTPKTERRM
    • [12]BERRM (def=0x0) // BERRM
    • [13]NAKMSK (def=0x0) // NAKMSK
    • [14]NYETMSK (def=0x0) // NYETMSK
  • 0x42040818DAINT// When a significant event occurs on an endpoint, a DAINT register interrupts the application using t

    • [0:15]IEPINT (def=0x0) // IEPINT
    • [16:31]OEPINT (def=0x0) // OEPINT
  • 0x4204081CDAINTMSK// The DAINTMSK register works with the device endpoint interrupt register to interrupt the applicatio

    • [0:15]IEPM (def=0x0) // IEPM
    • [16:31]OEPM (def=0x0) // OEPM
  • 0x42040828DVBUSDIS// This register specifies the VBUS discharge time after VBUS pulsing during SRP.

    • [0:15]VBUSDT (def=0x17D7) // VBUSDT
  • 0x4204082CDVBUSPULSE// This register specifies the VBUS pulsing time during SRP.

    • [0:15]DVBUSP (def=0x5B8) // DVBUSP
  • 0x42040830DTHRCTL// OTG device threshold control register

    • [0]NONISOTHREN (def=0x0) // Nonisochronous IN endpoints threshold enable When this bit is set, the core enables thresholding
    • [1]ISOTHREN (def=0x0) // ISO IN endpoint threshold enable When this bit is set, the core enables thresholding for isochro
    • [2:10]TXTHRLEN (def=0x0) // Transmit threshold length This field specifies the transmit thresholding size in 32-bit words. T
    • [16]RXTHREN (def=0x0) // Receive threshold enable When this bit is set, the core enables thresholding in the receive dire
    • [17:25]RXTHRLEN (def=0x0) // Receive threshold length This field specifies the receive thresholding size in 32-bit words. Thi
    • [27]ARPEN (def=0x0) // Arbiter parking enable This bit controls internal DMA arbiter parking for IN endpoints. When thr
  • 0x42040834DIEPEMPMSK// This register is used to control the IN endpoint FIFO empty interrupt generation (TXFE_DIEPINTx).

    • [0:15]INEPTXFEM (def=0x0) // INEPTXFEM
  • 0x42040884HS_DOEPEACHMSK1// OTG device each OUT endpoint-1 interrupt mask register

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]EPDM (def=0x0) // EPDM
    • [2]AHBERRM (def=0x0) // AHBERRM
    • [3]STUPM (def=0x0) // STUPM
    • [4]OTEPDM (def=0x0) // OTEPDM
    • [6]B2BSTUPM (def=0x0) // B2BSTUPM
    • [8]OUTPKTERRM (def=0x0) // OUTPKTERRM
    • [9]BNAM (def=0x0) // BNAM
    • [12]BERRM (def=0x0) // BERRM
    • [13]NAKMSK (def=0x0) // NAKMSK
    • [14]NYETMSK (def=0x0) // NYETMSK
  • 0x42040900DIEPCTL0// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:1]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [21]STALL (def=0x0) // STALL
    • [22:25]TXFNUM (def=0x0) // TXFNUM
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x42040908DIEPINT0// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x42040910DIEPTSIZ0// The application must modify this register before enabling endpoint 0.

    • [0:6]XFRSIZ (def=0x0) // XFRSIZ
    • [19:20]PKTCNT (def=0x0) // PKTCNT
  • 0x42040918DTXFSTS0// This read-only register contains the free space information for the device IN endpoint Tx FIFO.

    • [0:15]INEPTFSAV (def=0x200) // INEPTFSAV
  • 0x42040920DIEPCTL1// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [21]STALL (def=0x0) // STALL
    • [22:25]TXFNUM (def=0x0) // TXFNUM
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SODDFRM (def=0x0) // SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x42040928DIEPINT1// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x42040930DIEPTSIZ1// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]MCNT (def=0x0) // MCNT
  • 0x42040934DIEPDMA1// OTG device IN endpoint 1 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x42040938DTXFSTS1// This read-only register contains the free space information for the device IN endpoint Tx FIFO.

    • [0:15]INEPTFSAV (def=0x200) // INEPTFSAV
  • 0x42040940DIEPCTL2// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [21]STALL (def=0x0) // STALL
    • [22:25]TXFNUM (def=0x0) // TXFNUM
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SODDFRM (def=0x0) // SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x42040948DIEPINT2// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x42040950DIEPTSIZ2// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]MCNT (def=0x0) // MCNT
  • 0x42040954DIEPDMA2// OTG device IN endpoint 2 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x42040958DTXFSTS2// This read-only register contains the free space information for the device IN endpoint Tx FIFO.

    • [0:15]INEPTFSAV (def=0x200) // INEPTFSAV
  • 0x42040960DIEPCTL3// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [21]STALL (def=0x0) // STALL
    • [22:25]TXFNUM (def=0x0) // TXFNUM
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SODDFRM (def=0x0) // SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x42040968DIEPINT3// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x42040970DIEPTSIZ3// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]MCNT (def=0x0) // MCNT
  • 0x42040974DIEPDMA3// OTG device IN endpoint 3 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x42040978DTXFSTS3// This read-only register contains the free space information for the device IN endpoint Tx FIFO.

    • [0:15]INEPTFSAV (def=0x200) // INEPTFSAV
  • 0x42040980DIEPCTL4// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [21]STALL (def=0x0) // STALL
    • [22:25]TXFNUM (def=0x0) // TXFNUM
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SODDFRM (def=0x0) // SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x42040988DIEPINT4// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x42040990DIEPTSIZ4// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]MCNT (def=0x0) // MCNT
  • 0x42040994DIEPDMA4// OTG device IN endpoint 4 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x42040998DTXFSTS4// This read-only register contains the free space information for the device IN endpoint Tx FIFO.

    • [0:15]INEPTFSAV (def=0x200) // INEPTFSAV
  • 0x420409A0DIEPCTL5// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [21]STALL (def=0x0) // STALL
    • [22:25]TXFNUM (def=0x0) // TXFNUM
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SODDFRM (def=0x0) // SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x420409A8DIEPINT5// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x420409B0DIEPTSIZ5// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]MCNT (def=0x0) // MCNT
  • 0x420409B4DIEPDMA5// OTG device IN endpoint 5 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x420409B8DTXFSTS5// This read-only register contains the free space information for the device IN endpoint Tx FIFO.

    • [0:15]INEPTFSAV (def=0x200) // INEPTFSAV
  • 0x420409C8DIEPINT6// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [8]TXFIFOUDRN (def=0x0) // TXFIFOUDRN
    • [9]BNA (def=0x0) // BNA
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x420409D0DIEPTSIZ6// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]MCNT (def=0x0) // MCNT
  • 0x420409D4DIEPDMA6// OTG device IN endpoint 6 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x420409E8DIEPINT7// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [8]TXFIFOUDRN (def=0x0) // TXFIFOUDRN
    • [9]BNA (def=0x0) // BNA
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x420409F0DIEPTSIZ7// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]MCNT (def=0x0) // MCNT
  • 0x420409F4DIEPDMA7// OTG device IN endpoint 7 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x42040A08DIEPINT8// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [8]TXFIFOUDRN (def=0x0) // TXFIFOUDRN
    • [9]BNA (def=0x0) // BNA
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x42040A10DIEPTSIZ8// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]MCNT (def=0x0) // MCNT
  • 0x42040A14DIEPDMA8// OTG device IN endpoint 8 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x42040B00DOEPCTL0// This section describes the DOEPCTL0 register.

    • [0:1]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x1) // USBAEP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x42040B08DOEPINT0// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x42040B10DOEPTSIZ0// The application must modify this register before enabling endpoint 0.

    • [0:6]XFRSIZ (def=0x0) // XFRSIZ
    • [19]PKTCNT (def=0x0) // PKTCNT
    • [29:30]STUPCNT (def=0x0) // STUPCNT
  • 0x42040B14DOEPDMA0// OTG device OUT endpoint 0 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x42040B20DOEPCTL1// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SD1PID_SODDFRM (def=0x0) // SD1PID_SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x42040B28DOEPINT1// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x42040B30DOEPTSIZ1// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]RXDPID_STUPCNT (def=0x0) // RXDPID_STUPCNT
  • 0x42040B34DOEPDMA1// OTG device OUT endpoint 1 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x42040B40DOEPCTL2// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SD1PID_SODDFRM (def=0x0) // SD1PID_SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x42040B48DOEPINT2// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x42040B50DOEPTSIZ2// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]RXDPID_STUPCNT (def=0x0) // RXDPID_STUPCNT
  • 0x42040B54DOEPDMA2// OTG device OUT endpoint 2 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x42040B60DOEPCTL3// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SD1PID_SODDFRM (def=0x0) // SD1PID_SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x42040B68DOEPINT3// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x42040B70DOEPTSIZ3// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]RXDPID_STUPCNT (def=0x0) // RXDPID_STUPCNT
  • 0x42040B74DOEPDMA3// OTG device OUT endpoint 3 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x42040B80DOEPCTL4// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SD1PID_SODDFRM (def=0x0) // SD1PID_SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x42040B88DOEPINT4// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x42040B90DOEPTSIZ4// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]RXDPID_STUPCNT (def=0x0) // RXDPID_STUPCNT
  • 0x42040B94DOEPDMA4// OTG device OUT endpoint 4 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x42040BA0DOEPCTL5// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SD1PID_SODDFRM (def=0x0) // SD1PID_SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x42040BA8DOEPINT5// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x42040BB0DOEPTSIZ5// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]RXDPID_STUPCNT (def=0x0) // RXDPID_STUPCNT
  • 0x42040BB4DOEPDMA5// OTG device OUT endpoint 5 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x42040BC0DOEPCTL6// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SD1PID_SODDFRM (def=0x0) // SD1PID_SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x42040BC8DOEPINT6// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x42040BD0DOEPTSIZ6// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]RXDPID_STUPCNT (def=0x0) // RXDPID_STUPCNT
  • 0x42040BD4DOEPDMA6// OTG device OUT endpoint 6 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x42040BE0DOEPCTL7// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SD1PID_SODDFRM (def=0x0) // SD1PID_SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x42040BE8DOEPINT7// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x42040BF0DOEPTSIZ7// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]RXDPID_STUPCNT (def=0x0) // RXDPID_STUPCNT
  • 0x42040BF4DOEPDMA7// OTG device OUT endpoint 7 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x42040C00DOEPCTL8// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SD1PID_SODDFRM (def=0x0) // SD1PID_SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x42040C08DOEPINT8// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x42040C10DOEPTSIZ8// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]RXDPID_STUPCNT (def=0x0) // RXDPID_STUPCNT
  • 0x42040C14DOEPDMA8// OTG device OUT endpoint 8 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x42040E00PCGCCTL// This register is available in host and device modes.

    • [0]STPPCLK (def=0x0) // STPPCLK
    • [1]GATEHCLK (def=0x0) // GATEHCLK
    • [4]PHYSUSP (def=0x0) // PHYSUSP
    • [5]ENL1GTG (def=0x0) // ENL1GTG
    • [6]PHYSLEEP (def=0x0) // PHYSLEEP
    • [7]SUSP (def=0x0) // SUSP
  interrupts:
  • [59] OTG_HS // USB OTG global interrupt
• 0x52040000SEC_OTG_HS//

  • 0x52040000GOTGCTL// The GOTGCTL register controls the behavior and reflects the status of the OTG function of the core.

    • [0]SRQSCS (def=0x0) // SRQSCS
    • [1]SRQ (def=0x0) // SRQ
    • [2]VBVALOEN (def=0x0) // VBVALOEN
    • [3]VBVALOVAL (def=0x0) // VBVALOVAL
    • [4]AVALOEN (def=0x0) // AVALOEN
    • [5]AVALOVAL (def=0x0) // AVALOVAL
    • [6]BVALOEN (def=0x0) // BVALOEN
    • [7]BVALOVAL (def=0x0) // BVALOVAL
    • [8]HNGSCS (def=0x0) // HNGSCS
    • [9]HNPRQ (def=0x0) // HNPRQ
    • [10]HSHNPEN (def=0x0) // HSHNPEN
    • [11]DHNPEN (def=0x0) // DHNPEN
    • [12]EHEN (def=0x0) // EHEN
    • [16]CIDSTS (def=0x1) // CIDSTS
    • [17]DBCT (def=0x0) // DBCT
    • [18]ASVLD (def=0x0) // ASVLD
    • [19]BSVLD (def=0x0) // BSVLD
    • [20]OTGVER (def=0x0) // OTGVER
    • [21]CURMOD (def=0x0) // CURMOD
  • 0x52040004GOTGINT// The application reads this register whenever there is an OTG interrupt and clears the bits in this

    • [2]SEDET (def=0x0) // SEDET
    • [8]SRSSCHG (def=0x0) // SRSSCHG
    • [9]HNSSCHG (def=0x0) // HNSSCHG
    • [17]HNGDET (def=0x0) // HNGDET
    • [18]ADTOCHG (def=0x0) // ADTOCHG
    • [19]DBCDNE (def=0x0) // DBCDNE
  • 0x52040008GAHBCFG// This register can be used to configure the core after power-on or a change in mode. This register m

    • [0]GINTMSK (def=0x0) // GINTMSK
    • [7]TXFELVL (def=0x0) // TXFELVL
    • [8]PTXFELVL (def=0x0) // PTXFELVL
  • 0x5204000CGUSBCFG// This register can be used to configure the core after power-on or a changing to host mode or device

    • [0:2]TOCAL (def=0x0) // TOCAL
    • [6]PHYSEL (def=0x0) // PHYSEL
    • [8]SRPCAP (def=0x0) // SRPCAP
    • [9]HNPCAP (def=0x0) // HNPCAP
    • [10:13]TRDT (def=0x5) // TRDT
    • [15]PHYLPC (def=0x0) // PHYLPC
    • [22]TSDPS (def=0x0) // TSDPS
    • [29]FHMOD (def=0x0) // FHMOD
    • [30]FDMOD (def=0x0) // FDMOD
  • 0x52040010GRSTCTL// The application uses this register to reset various hardware features inside the core.

    • [0]CSRST (def=0x0) // CSRST
    • [1]PSRST (def=0x0) // PSRST
    • [2]FSRST (def=0x0) // FSRST
    • [4]RXFFLSH (def=0x0) // RXFFLSH
    • [5]TXFFLSH (def=0x0) // TXFFLSH
    • [6:10]TXFNUM (def=0x0) // TXFNUM
    • [30]DMAREQ (def=0x0) // DMAREQ
    • [31]AHBIDL (def=0x1) // AHBIDL
  • 0x52040014GINTSTS// This register interrupts the application for system-level events in the current mode (device mode o

    • [0]CMOD (def=0x0) // CMOD
    • [1]MMIS (def=0x0) // MMIS
    • [2]OTGINT (def=0x0) // OTGINT
    • [3]SOF (def=0x0) // SOF
    • [4]RXFLVL (def=0x0) // RXFLVL
    • [5]NPTXFE (def=0x1) // NPTXFE
    • [6]GINAKEFF (def=0x0) // GINAKEFF
    • [7]GONAKEFF (def=0x0) // GONAKEFF
    • [10]ESUSP (def=0x0) // ESUSP
    • [11]USBSUSP (def=0x0) // USBSUSP
    • [12]USBRST (def=0x0) // USBRST
    • [13]ENUMDNE (def=0x0) // ENUMDNE
    • [14]ISOODRP (def=0x0) // ISOODRP
    • [15]EOPF (def=0x0) // EOPF
    • [18]IEPINT (def=0x0) // IEPINT
    • [19]OEPINT (def=0x0) // OEPINT
    • [20]IISOIXFR (def=0x0) // IISOIXFR
    • [21]IPXFR (def=0x0) // IPXFR
    • [22]DATAFSUSP (def=0x0) // DATAFSUSP
    • [23]RSTDET (def=0x0) // RSTDET
    • [24]HPRTINT (def=0x0) // HPRTINT
    • [25]HCINT (def=0x0) // HCINT
    • [26]PTXFE (def=0x1) // PTXFE
    • [27]LPMINT (def=0x0) // LPMINT
    • [28]CIDSCHG (def=0x0) // CIDSCHG
    • [29]DISCINT (def=0x0) // DISCINT
    • [30]SRQINT (def=0x0) // SRQINT
    • [31]WKUPINT (def=0x0) // WKUPINT
  • 0x52040018GINTMSK// This register works with the core interrupt register to interrupt the application. When an interrup

    • [1]MMISM (def=0x0) // MMISM
    • [2]OTGINT (def=0x0) // OTGINT
    • [3]SOFM (def=0x0) // SOFM
    • [4]RXFLVLM (def=0x0) // RXFLVLM
    • [5]NPTXFEM (def=0x0) // NPTXFEM
    • [6]GINAKEFFM (def=0x0) // GINAKEFFM
    • [7]GONAKEFFM (def=0x0) // GONAKEFFM
    • [10]ESUSPM (def=0x0) // ESUSPM
    • [11]USBSUSPM (def=0x0) // USBSUSPM
    • [12]USBRST (def=0x0) // USBRST
    • [13]ENUMDNEM (def=0x0) // ENUMDNEM
    • [14]ISOODRPM (def=0x0) // ISOODRPM
    • [15]EOPFM (def=0x0) // EOPFM
    • [18]IEPINT (def=0x0) // IEPINT
    • [19]OEPINT (def=0x0) // OEPINT
    • [20]IISOIXFRM (def=0x0) // IISOIXFRM
    • [21]IPXFRM (def=0x0) // IPXFRM
    • [22]FSUSPM (def=0x0) // FSUSPM
    • [23]RSTDETM (def=0x0) // RSTDETM
    • [24]PRTIM (def=0x0) // PRTIM
    • [25]HCIM (def=0x0) // HCIM
    • [26]PTXFEM (def=0x0) // PTXFEM
    • [27]LPMINTM (def=0x0) // LPMINTM
    • [28]CIDSCHGM (def=0x0) // CIDSCHGM
    • [29]DISCINT (def=0x0) // DISCINT
    • [30]SRQIM (def=0x0) // SRQIM
    • [31]WUIM (def=0x0) // WUIM
  • 0x5204001CGRXSTSR_DEVICE// This description is for register GRXSTSR in Device mode. A read to the receive status debug read re

    • [0:3]EPNUM (def=0x0) // EPNUM
    • [4:14]BCNT (def=0x0) // BCNT
    • [15:16]DPID (def=0x0) // DPID
    • [17:20]PKTSTS (def=0x0) // PKTSTS
    • [21:24]FRMNUM (def=0x0) // FRMNUM
    • [27]STSPHST (def=0x0) // STSPHST
  • 0x5204001CGRXSTSR_HOST// This description is for register GRXSTSR in Host mode

    • [0:3]CHNUM (def=0x0) // CHNUM
    • [4:14]BCNT (def=0x0) // BCNT
    • [15:16]DPID (def=0x0) // DPID
    • [17:20]PKTSTS (def=0x0) // PKTSTS
  • 0x52040020GRXSTSP_DEVICE// This description is for register GRXSTSP in Device mode. Similarly to GRXSTSR (receive status debug

    • [0:3]EPNUM (def=0x0) // EPNUM
    • [4:14]BCNT (def=0x0) // BCNT
    • [15:16]DPID (def=0x0) // DPID
    • [17:20]PKTSTS (def=0x0) // PKTSTS
    • [21:24]FRMNUM (def=0x0) // FRMNUM
    • [27]STSPHST (def=0x0) // STSPHST
  • 0x52040020GRXSTSP_HOST// This description is for register GRXSTSP in HOST mode

    • [0:3]CHNUM (def=0x0) // CHNUM
    • [4:14]BCNT (def=0x0) // BCNT
    • [15:16]DPID (def=0x0) // DPID
    • [17:20]PKTSTS (def=0x0) // PKTSTS
  • 0x52040024GRXFSIZ// The application can program the RAM size that must be allocated to the Rx FIFO.

    • [0:15]RXFD (def=0x400) // RXFD
  • 0x52040028HNPTXFSIZ// Host mode

    • [0:15]NPTXFSA (def=0x200) // NPTXFSA
    • [16:31]NPTXFD (def=0x200) // NPTXFD
  • 0x5204002CHNPTXSTS// In device mode, this register is not valid. This read-only register contains the free space informa

    • [0:15]NPTXFSAV (def=0x400) // NPTXFSAV
    • [16:23]NPTQXSAV (def=0x8) // NPTQXSAV
    • [24:30]NPTXQTOP (def=0x0) // NPTXQTOP
  • 0x52040038GCCFG// OTG general core configuration register

    • [0]DCDET (def=0x0) // DCDET
    • [1]PDET (def=0x0) // PDET
    • [2]SDET (def=0x0) // SDET
    • [3]PS2DET (def=0x0) // PS2DET
    • [16]PWRDWN (def=0x0) // PWRDWN
    • [17]BCDEN (def=0x0) // BCDEN
    • [18]DCDEN (def=0x0) // DCDEN
    • [19]PDEN (def=0x0) // PDEN
    • [20]SDEN (def=0x0) // SDEN
    • [21]VBDEN (def=0x0) // VBDEN
  • 0x5204003CCID// This is a register containing the Product ID as reset value.

    • [0:31]PRODUCT_ID (def=0x3100) // PRODUCT_ID
  • 0x52040054GLPMCFG// OTG core LPM configuration register

    • [0]LPMEN (def=0x0) // LPMEN
    • [1]LPMACK (def=0x0) // LPMACK
    • [2:5]BESL (def=0x0) // BESL
    • [6]REMWAKE (def=0x0) // REMWAKE
    • [7]L1SSEN (def=0x0) // L1SSEN
    • [8:11]BESLTHRS (def=0x0) // BESLTHRS
    • [12]L1DSEN (def=0x0) // L1DSEN
    • [13:14]LPMRSP (def=0x0) // LPMRSP
    • [15]SLPSTS (def=0x0) // SLPSTS
    • [16]L1RSMOK (def=0x0) // L1RSMOK
    • [17:20]LPMCHIDX (def=0x0) // LPMCHIDX
    • [21:23]LPMRCNT (def=0x0) // LPMRCNT
    • [24]SNDLPM (def=0x0) // SNDLPM
    • [25:27]LPMRCNTSTS (def=0x0) // LPMRCNTSTS
    • [28]ENBESL (def=0x0) // ENBESL
  • 0x52040100HPTXFSIZ// OTG host periodic transmit FIFO size register

    • [0:15]PTXSA (def=0x800) // PTXSA
    • [16:31]PTXFSIZ (def=0x200) // PTXFSIZ
  • 0x52040104DIEPTXF1// OTG device IN endpoint transmit FIFO 1 size register

    • [0:15]INEPTXSA (def=0x400) // INEPTXSA
    • [16:31]INEPTXFD (def=0x200) // INEPTXFD
  • 0x52040108DIEPTXF2// OTG device IN endpoint transmit FIFO 2 size register

    • [0:15]INEPTXSA (def=0x600) // INEPTXSA
    • [16:31]INEPTXFD (def=0x200) // INEPTXFD
  • 0x5204010CDIEPTXF3// OTG device IN endpoint transmit FIFO 3 size register

    • [0:15]INEPTXSA (def=0x800) // INEPTXSA
    • [16:31]INEPTXFD (def=0x200) // INEPTXFD
  • 0x52040110DIEPTXF4// OTG device IN endpoint transmit FIFO 4 size register

    • [0:15]INEPTXSA (def=0xA00) // INEPTXSA
    • [16:31]INEPTXFD (def=0x200) // INEPTXFD
  • 0x52040114DIEPTXF5// OTG device IN endpoint transmit FIFO 5 size register

    • [0:15]INEPTXSA (def=0xC00) // INEPTXSA
    • [16:31]INEPTXFD (def=0x200) // INEPTXFD
  • 0x52040118DIEPTXF6// OTG device IN endpoint transmit FIFO 6 size register

    • [0:15]INEPTXSA (def=0xE00) // INEPTXSA
    • [16:31]INEPTXFD (def=0x200) // INEPTXFD
  • 0x5204011CDIEPTXF7// OTG device IN endpoint transmit FIFO 7 size register

    • [0:15]INEPTXSA (def=0x1000) // INEPTXSA
    • [16:31]INEPTXFD (def=0x200) // INEPTXFD
  • 0x52040120DIEPTXF8// OTG device IN endpoint transmit FIFO 8 size register

    • [0:15]INEPTXSA (def=0x1200) // INEPTXSA
    • [16:31]INEPTXFD (def=0x200) // INEPTXFD
  • 0x52040400HCFG// This register configures the core after power-on. Do not make changes to this register after initia

    • [0:1]FSLSPCS (def=0x0) // FSLSPCS
    • [2]FSLSS (def=0x0) // FSLSS
  • 0x52040404HFIR// This register stores the frame interval information for the current speed to which the OTG controll

    • [0:15]FRIVL (def=0xEA60) // FRIVL
    • [16]RLDCTRL (def=0x0) // RLDCTRL
  • 0x52040408HFNUM// This register indicates the current frame number. It also indicates the time remaining (in terms of

    • [0:15]FRNUM (def=0x3FFF) // FRNUM
    • [16:31]FTREM (def=0x0) // FTREM
  • 0x52040410HPTXSTS// This read-only register contains the free space information for the periodic Tx FIFO and the period

    • [0:15]PTXFSAVL (def=0x100) // PTXFSAVL
    • [16:23]PTXQSAV (def=0x8) // PTXQSAV
    • [24:31]PTXQTOP (def=0x0) // PTXQTOP
  • 0x52040414HAINT// When a significant event occurs on a channel, the host all channels interrupt register interrupts t

    • [0:15]HAINT (def=0x0) // HAINT
  • 0x52040418HAINTMSK// The host all channel interrupt mask register works with the host all channel interrupt register to

    • [0:15]HAINTM (def=0x0) // HAINTM
  • 0x52040440HPRT// This register is available only in host mode. Currently, the OTG host supports only one port. A sin

    • [0]PCSTS (def=0x0) // PCSTS
    • [1]PCDET (def=0x0) // PCDET
    • [2]PENA (def=0x0) // PENA
    • [3]PENCHNG (def=0x0) // PENCHNG
    • [4]POCA (def=0x0) // POCA
    • [5]POCCHNG (def=0x0) // POCCHNG
    • [6]PRES (def=0x0) // PRES
    • [7]PSUSP (def=0x0) // PSUSP
    • [8]PRST (def=0x0) // PRST
    • [10:11]PLSTS (def=0x0) // PLSTS
    • [12]PPWR (def=0x0) // PPWR
    • [13:16]PTCTL (def=0x0) // PTCTL
    • [17:18]PSPD (def=0x0) // PSPD
  • 0x52040500HCCHAR0// OTG host channel 0 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x52040504HCSPLT0// OTG host channel 0 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x52040524HCSPLT1// OTG host channel 1 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x52040544HCSPLT2// OTG host channel 2 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x52040564HCSPLT3// OTG host channel 3 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x52040584HCSPLT4// OTG host channel 4 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x520405A4HCSPLT5// OTG host channel 5 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x520405C4HCSPLT6// OTG host channel 6 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x520405E4HCSPLT7// OTG host channel 7 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x52040604HCSPLT8// OTG host channel 8 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x52040624HCSPLT9// OTG host channel 9 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x52040644HCSPLT10// OTG host channel 10 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x52040664HCSPLT11// OTG host channel 11 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x52040684HCSPLT12// OTG host channel 0 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x520406A4HCSPLT13// OTG host channel 13 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x520406C4HCSPLT14// OTG host channel 14 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x520406E4HCSPLT15// OTG host channel 15 split control register

    • [0:6]PRTADDR (def=0x0) // Port address This field is the port number of the recipient transaction translator.
    • [7:13]HUBADDR (def=0x0) // Hub address This field holds the device address of the transaction translator’s hub.
    • [14:15]XACTPOS (def=0x0) // Transaction position This field is used to determine whether to send all, first, middle, or last
    • [16]COMPLSPLT (def=0x0) // Do complete split The application sets this bit to request the OTG host to perform a complete sp
    • [31]SPLITEN (def=0x0) // Split enable The application sets this bit to indicate that this channel is enabled to perform s
  • 0x52040508HCINT0// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x5204050CHCINTMSK0// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x52040510HCTSIZ0// OTG host channel 0 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x52040514HCDMA0// OTG host channel 0 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x52040534HCDMA1// OTG host channel 1 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x52040554HCDMA2// OTG host channel 2 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x52040574HCDMA3// OTG host channel 3 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x52040594HCDMA4// OTG host channel 4 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x520405B4HCDMA5// OTG host channel 5 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x520405D4HCDMA6// OTG host channel 6 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x520405F4HCDMA7// OTG host channel 7 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x52040614HCDMA8// OTG host channel 8 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x52040634HCDMA9// OTG host channel 9 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x52040654HCDMA10// OTG host channel 10 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x52040674HCDMA11// OTG host channel 11 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x52040694HCDMA12// OTG host channel 12 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x520406B4HCDMA13// OTG host channel 13 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x520406D4HCDMA14// OTG host channel 14 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x520406F4HCDMA15// OTG host channel 15 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMA address This field holds the start address in the external memory from which the data for th
  • 0x52040520HCCHAR1// OTG host channel 1 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x52040528HCINT1_DEVICE// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x5204052CHCINTMSK1// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x52040530HCTSIZ1// OTG host channel 1 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x52040540HCCHAR2// OTG host channel 2 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x52040548HCINT2// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x5204054CHCINTMSK2// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x52040550HCTSIZ2// OTG host channel 2 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x52040560HCCHAR3// OTG host channel 3 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x52040568HCINT3// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x5204056CHCINTMSK3// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x52040570HCTSIZ3// OTG host channel 3 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x52040580HCCHAR4// OTG host channel 4 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x52040588HCINT4// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x5204058CHCINTMSK4// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x52040590HCTSIZ4// OTG host channel 4 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x520405A0HCCHAR5// OTG host channel 5 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x520405A8HCINT5// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x520405ACHCINTMSK5// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x520405B0HCTSIZ5// OTG host channel 5 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x520405C0HCCHAR6// OTG host channel 6 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x520405C8HCINT6// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x520405CCHCINTMSK6// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x520405D0HCTSIZ6// OTG host channel 6 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x520405E0HCCHAR7// OTG host channel 7 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x520405E8HCINT7// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x520405ECHCINTMSK7// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x520405F0HCTSIZ7// OTG host channel 7 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x52040600HCCHAR8// OTG host channel 8 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x52040608HCINT8// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x5204060CHCINTMSK8// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x52040610HCTSIZ8// OTG host channel 8 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x52040620HCCHAR9// OTG host channel 9 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x52040628HCINT9// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x5204062CHCINTMSK9// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x52040630HCTSIZ9// OTG host channel 9 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x52040640HCCHAR10// OTG host channel 10 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x52040648HCINT10// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x5204064CHCINTMSK10// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x52040650HCTSIZ10// OTG host channel 10 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x52040660HCCHAR11// OTG host channel 11 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x52040680HCCHAR12// OTG host channel 12 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x520406A0HCCHAR13// OTG host channel 13 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x520406C0HCCHAR14// OTG host channel 14 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x520406E0HCCHAR15// OTG host channel 15 characteristics register

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [11:14]EPNUM (def=0x0) // EPNUM
    • [15]EPDIR (def=0x0) // EPDIR
    • [17]LSDEV (def=0x0) // LSDEV
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20:21]MCNT (def=0x0) // MCNT
    • [22:28]DAD (def=0x0) // DAD
    • [29]ODDFRM (def=0x0) // ODDFRM
    • [30]CHDIS (def=0x0) // CHDIS
    • [31]CHENA (def=0x0) // CHENA
  • 0x52040668HCINT11// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x52040688HCINT12// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x520406A8HCINT13// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x520406C8HCINT14// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x520406E8HCINT15// This register indicates the status of a channel with respect to USB- and AHB-related events. It is

    • [0]XFRC (def=0x0) // XFRC
    • [1]CHH (def=0x0) // CHH
    • [3]STALL (def=0x0) // STALL
    • [4]NAK (def=0x0) // NAK
    • [5]ACK (def=0x0) // ACK
    • [7]TXERR (def=0x0) // TXERR
    • [8]BBERR (def=0x0) // BBERR
    • [9]FRMOR (def=0x0) // FRMOR
    • [10]DTERR (def=0x0) // DTERR
  • 0x5204066CHCINTMSK11// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x5204068CHCINTMSK12// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x520406ACHCINTMSK13// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x520406CCHCINTMSK14// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x520406ECHCINTMSK15// This register reflects the mask for each channel status described in the previous section.

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]CHHM (def=0x0) // CHHM
    • [3]STALLM (def=0x0) // STALLM
    • [4]NAKM (def=0x0) // NAKM
    • [5]ACKM (def=0x0) // ACKM
    • [7]TXERRM (def=0x0) // TXERRM
    • [8]BBERRM (def=0x0) // BBERRM
    • [9]FRMORM (def=0x0) // FRMORM
    • [10]DTERRM (def=0x0) // DTERRM
  • 0x52040670HCTSIZ11// OTG host channel 11 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x52040690HCTSIZ12// OTG host channel 12 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x520406B0HCTSIZ13// OTG host channel 13 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x520406D0HCTSIZ14// OTG host channel 14 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x520406F0HCTSIZ15// OTG host channel 15 transfer size register

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]DPID (def=0x0) // DPID
    • [31]DOPNG (def=0x0) // DOPNG
  • 0x52040800DCFG// This register configures the core in device mode after power-on or after certain control commands o

    • [0:1]DSPD (def=0x0) // DSPD
    • [2]NZLSOHSK (def=0x0) // NZLSOHSK
    • [4:10]DAD (def=0x0) // DAD
    • [11:12]PFIVL (def=0x0) // PFIVL
    • [15]ERRATIM (def=0x0) // ERRATIM
  • 0x52040804DCTL// OTG device control register

    • [0]RWUSIG (def=0x0) // RWUSIG
    • [1]SDIS (def=0x1) // SDIS
    • [2]GINSTS (def=0x0) // GINSTS
    • [3]GONSTS (def=0x0) // GONSTS
    • [4:6]TCTL (def=0x0) // TCTL
    • [7]SGINAK (def=0x0) // SGINAK
    • [8]CGINAK (def=0x0) // CGINAK
    • [9]SGONAK (def=0x0) // SGONAK
    • [10]CGONAK (def=0x0) // CGONAK
    • [11]POPRGDNE (def=0x0) // POPRGDNE
    • [18]DSBESLRJCT (def=0x0) // DSBESLRJCT
  • 0x52040808DSTS// This register indicates the status of the core with respect to USB-related events. It must be read

    • [0]SUSPSTS (def=0x0) // SUSPSTS
    • [1:2]ENUMSPD (def=0x0) // ENUMSPD
    • [3]EERR (def=0x0) // EERR
    • [8:21]FNSOF (def=0x0) // FNSOF
    • [22:23]DEVLNSTS (def=0x0) // DEVLNSTS
  • 0x52040810DIEPMSK// This register works with each of the DIEPINTx registers for all endpoints to generate an interrupt

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]EPDM (def=0x0) // EPDM
    • [2]AHBERRM (def=0x0) // AHBERRM
    • [3]TOM (def=0x0) // TOM
    • [4]ITTXFEMSK (def=0x0) // ITTXFEMSK
    • [5]INEPNMM (def=0x0) // INEPNMM
    • [6]INEPNEM (def=0x0) // INEPNEM
    • [8]TXFURM (def=0x0) // TXFURM
    • [13]NAKM (def=0x0) // NAKM
  • 0x52040814DOEPMSK// This register works with each of the DOEPINTx registers for all endpoints to generate an interrupt

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]EPDM (def=0x0) // EPDM
    • [2]AHBERRM (def=0x0) // AHBERRM
    • [3]STUPM (def=0x0) // STUPM
    • [4]OTEPDM (def=0x0) // OTEPDM
    • [5]STSPHSRXM (def=0x0) // STSPHSRXM
    • [6]B2BSTUPM (def=0x0) // B2BSTUPM
    • [8]OUTPKTERRM (def=0x0) // OUTPKTERRM
    • [12]BERRM (def=0x0) // BERRM
    • [13]NAKMSK (def=0x0) // NAKMSK
    • [14]NYETMSK (def=0x0) // NYETMSK
  • 0x52040818DAINT// When a significant event occurs on an endpoint, a DAINT register interrupts the application using t

    • [0:15]IEPINT (def=0x0) // IEPINT
    • [16:31]OEPINT (def=0x0) // OEPINT
  • 0x5204081CDAINTMSK// The DAINTMSK register works with the device endpoint interrupt register to interrupt the applicatio

    • [0:15]IEPM (def=0x0) // IEPM
    • [16:31]OEPM (def=0x0) // OEPM
  • 0x52040828DVBUSDIS// This register specifies the VBUS discharge time after VBUS pulsing during SRP.

    • [0:15]VBUSDT (def=0x17D7) // VBUSDT
  • 0x5204082CDVBUSPULSE// This register specifies the VBUS pulsing time during SRP.

    • [0:15]DVBUSP (def=0x5B8) // DVBUSP
  • 0x52040830DTHRCTL// OTG device threshold control register

    • [0]NONISOTHREN (def=0x0) // Nonisochronous IN endpoints threshold enable When this bit is set, the core enables thresholding
    • [1]ISOTHREN (def=0x0) // ISO IN endpoint threshold enable When this bit is set, the core enables thresholding for isochro
    • [2:10]TXTHRLEN (def=0x0) // Transmit threshold length This field specifies the transmit thresholding size in 32-bit words. T
    • [16]RXTHREN (def=0x0) // Receive threshold enable When this bit is set, the core enables thresholding in the receive dire
    • [17:25]RXTHRLEN (def=0x0) // Receive threshold length This field specifies the receive thresholding size in 32-bit words. Thi
    • [27]ARPEN (def=0x0) // Arbiter parking enable This bit controls internal DMA arbiter parking for IN endpoints. When thr
  • 0x52040834DIEPEMPMSK// This register is used to control the IN endpoint FIFO empty interrupt generation (TXFE_DIEPINTx).

    • [0:15]INEPTXFEM (def=0x0) // INEPTXFEM
  • 0x52040884HS_DOEPEACHMSK1// OTG device each OUT endpoint-1 interrupt mask register

    • [0]XFRCM (def=0x0) // XFRCM
    • [1]EPDM (def=0x0) // EPDM
    • [2]AHBERRM (def=0x0) // AHBERRM
    • [3]STUPM (def=0x0) // STUPM
    • [4]OTEPDM (def=0x0) // OTEPDM
    • [6]B2BSTUPM (def=0x0) // B2BSTUPM
    • [8]OUTPKTERRM (def=0x0) // OUTPKTERRM
    • [9]BNAM (def=0x0) // BNAM
    • [12]BERRM (def=0x0) // BERRM
    • [13]NAKMSK (def=0x0) // NAKMSK
    • [14]NYETMSK (def=0x0) // NYETMSK
  • 0x52040900DIEPCTL0// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:1]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [21]STALL (def=0x0) // STALL
    • [22:25]TXFNUM (def=0x0) // TXFNUM
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x52040908DIEPINT0// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x52040910DIEPTSIZ0// The application must modify this register before enabling endpoint 0.

    • [0:6]XFRSIZ (def=0x0) // XFRSIZ
    • [19:20]PKTCNT (def=0x0) // PKTCNT
  • 0x52040918DTXFSTS0// This read-only register contains the free space information for the device IN endpoint Tx FIFO.

    • [0:15]INEPTFSAV (def=0x200) // INEPTFSAV
  • 0x52040920DIEPCTL1// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [21]STALL (def=0x0) // STALL
    • [22:25]TXFNUM (def=0x0) // TXFNUM
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SODDFRM (def=0x0) // SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x52040928DIEPINT1// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x52040930DIEPTSIZ1// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]MCNT (def=0x0) // MCNT
  • 0x52040934DIEPDMA1// OTG device IN endpoint 1 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x52040938DTXFSTS1// This read-only register contains the free space information for the device IN endpoint Tx FIFO.

    • [0:15]INEPTFSAV (def=0x200) // INEPTFSAV
  • 0x52040940DIEPCTL2// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [21]STALL (def=0x0) // STALL
    • [22:25]TXFNUM (def=0x0) // TXFNUM
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SODDFRM (def=0x0) // SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x52040948DIEPINT2// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x52040950DIEPTSIZ2// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]MCNT (def=0x0) // MCNT
  • 0x52040954DIEPDMA2// OTG device IN endpoint 2 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x52040958DTXFSTS2// This read-only register contains the free space information for the device IN endpoint Tx FIFO.

    • [0:15]INEPTFSAV (def=0x200) // INEPTFSAV
  • 0x52040960DIEPCTL3// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [21]STALL (def=0x0) // STALL
    • [22:25]TXFNUM (def=0x0) // TXFNUM
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SODDFRM (def=0x0) // SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x52040968DIEPINT3// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x52040970DIEPTSIZ3// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]MCNT (def=0x0) // MCNT
  • 0x52040974DIEPDMA3// OTG device IN endpoint 3 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x52040978DTXFSTS3// This read-only register contains the free space information for the device IN endpoint Tx FIFO.

    • [0:15]INEPTFSAV (def=0x200) // INEPTFSAV
  • 0x52040980DIEPCTL4// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [21]STALL (def=0x0) // STALL
    • [22:25]TXFNUM (def=0x0) // TXFNUM
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SODDFRM (def=0x0) // SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x52040988DIEPINT4// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x52040990DIEPTSIZ4// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]MCNT (def=0x0) // MCNT
  • 0x52040994DIEPDMA4// OTG device IN endpoint 4 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x52040998DTXFSTS4// This read-only register contains the free space information for the device IN endpoint Tx FIFO.

    • [0:15]INEPTFSAV (def=0x200) // INEPTFSAV
  • 0x520409A0DIEPCTL5// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [21]STALL (def=0x0) // STALL
    • [22:25]TXFNUM (def=0x0) // TXFNUM
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SODDFRM (def=0x0) // SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x520409A8DIEPINT5// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x520409B0DIEPTSIZ5// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]MCNT (def=0x0) // MCNT
  • 0x520409B4DIEPDMA5// OTG device IN endpoint 5 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x520409B8DTXFSTS5// This read-only register contains the free space information for the device IN endpoint Tx FIFO.

    • [0:15]INEPTFSAV (def=0x200) // INEPTFSAV
  • 0x520409C8DIEPINT6// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [8]TXFIFOUDRN (def=0x0) // TXFIFOUDRN
    • [9]BNA (def=0x0) // BNA
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x520409D0DIEPTSIZ6// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]MCNT (def=0x0) // MCNT
  • 0x520409D4DIEPDMA6// OTG device IN endpoint 6 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x520409E8DIEPINT7// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [8]TXFIFOUDRN (def=0x0) // TXFIFOUDRN
    • [9]BNA (def=0x0) // BNA
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x520409F0DIEPTSIZ7// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]MCNT (def=0x0) // MCNT
  • 0x520409F4DIEPDMA7// OTG device IN endpoint 7 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x52040A08DIEPINT8// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]TOC (def=0x0) // TOC
    • [4]ITTXFE (def=0x0) // ITTXFE
    • [5]INEPNM (def=0x0) // INEPNM
    • [6]INEPNE (def=0x0) // INEPNE
    • [7]TXFE (def=0x1) // TXFE
    • [8]TXFIFOUDRN (def=0x0) // TXFIFOUDRN
    • [9]BNA (def=0x0) // BNA
    • [11]PKTDRPSTS (def=0x0) // PKTDRPSTS
    • [13]NAK (def=0x0) // NAK
  • 0x52040A10DIEPTSIZ8// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]MCNT (def=0x0) // MCNT
  • 0x52040A14DIEPDMA8// OTG device IN endpoint 8 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x52040B00DOEPCTL0// This section describes the DOEPCTL0 register.

    • [0:1]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x1) // USBAEP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x52040B08DOEPINT0// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x52040B10DOEPTSIZ0// The application must modify this register before enabling endpoint 0.

    • [0:6]XFRSIZ (def=0x0) // XFRSIZ
    • [19]PKTCNT (def=0x0) // PKTCNT
    • [29:30]STUPCNT (def=0x0) // STUPCNT
  • 0x52040B14DOEPDMA0// OTG device OUT endpoint 0 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x52040B20DOEPCTL1// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SD1PID_SODDFRM (def=0x0) // SD1PID_SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x52040B28DOEPINT1// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x52040B30DOEPTSIZ1// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]RXDPID_STUPCNT (def=0x0) // RXDPID_STUPCNT
  • 0x52040B34DOEPDMA1// OTG device OUT endpoint 1 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x52040B40DOEPCTL2// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SD1PID_SODDFRM (def=0x0) // SD1PID_SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x52040B48DOEPINT2// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x52040B50DOEPTSIZ2// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]RXDPID_STUPCNT (def=0x0) // RXDPID_STUPCNT
  • 0x52040B54DOEPDMA2// OTG device OUT endpoint 2 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x52040B60DOEPCTL3// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SD1PID_SODDFRM (def=0x0) // SD1PID_SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x52040B68DOEPINT3// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x52040B70DOEPTSIZ3// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]RXDPID_STUPCNT (def=0x0) // RXDPID_STUPCNT
  • 0x52040B74DOEPDMA3// OTG device OUT endpoint 3 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x52040B80DOEPCTL4// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SD1PID_SODDFRM (def=0x0) // SD1PID_SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x52040B88DOEPINT4// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x52040B90DOEPTSIZ4// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]RXDPID_STUPCNT (def=0x0) // RXDPID_STUPCNT
  • 0x52040B94DOEPDMA4// OTG device OUT endpoint 4 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x52040BA0DOEPCTL5// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SD1PID_SODDFRM (def=0x0) // SD1PID_SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x52040BA8DOEPINT5// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x52040BB0DOEPTSIZ5// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]RXDPID_STUPCNT (def=0x0) // RXDPID_STUPCNT
  • 0x52040BB4DOEPDMA5// OTG device OUT endpoint 5 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x52040BC0DOEPCTL6// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SD1PID_SODDFRM (def=0x0) // SD1PID_SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x52040BC8DOEPINT6// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x52040BD0DOEPTSIZ6// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]RXDPID_STUPCNT (def=0x0) // RXDPID_STUPCNT
  • 0x52040BD4DOEPDMA6// OTG device OUT endpoint 6 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x52040BE0DOEPCTL7// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SD1PID_SODDFRM (def=0x0) // SD1PID_SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x52040BE8DOEPINT7// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x52040BF0DOEPTSIZ7// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]RXDPID_STUPCNT (def=0x0) // RXDPID_STUPCNT
  • 0x52040BF4DOEPDMA7// OTG device OUT endpoint 7 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x52040C00DOEPCTL8// The application uses this register to control the behavior of each logical endpoint other than endp

    • [0:10]MPSIZ (def=0x0) // MPSIZ
    • [15]USBAEP (def=0x0) // USBAEP
    • [16]EONUM_DPIP (def=0x0) // EONUM_DPIP
    • [17]NAKSTS (def=0x0) // NAKSTS
    • [18:19]EPTYP (def=0x0) // EPTYP
    • [20]SNPM (def=0x0) // SNPM
    • [21]STALL (def=0x0) // STALL
    • [26]CNAK (def=0x0) // CNAK
    • [27]SNAK (def=0x0) // SNAK
    • [28]SD0PID_SEVNFRM (def=0x0) // SD0PID_SEVNFRM
    • [29]SD1PID_SODDFRM (def=0x0) // SD1PID_SODDFRM
    • [30]EPDIS (def=0x0) // EPDIS
    • [31]EPENA (def=0x0) // EPENA
  • 0x52040C08DOEPINT8// This register indicates the status of an endpoint with respect to USB- and AHB-related events. It i

    • [0]XFRC (def=0x0) // XFRC
    • [1]EPDISD (def=0x0) // EPDISD
    • [2]AHBERR (def=0x0) // AHBERR
    • [3]STUP (def=0x0) // STUP
    • [4]OTEPDIS (def=0x0) // OTEPDIS
    • [5]STSPHSRX (def=0x0) // STSPHSRX
    • [6]B2BSTUP (def=0x0) // B2BSTUP
    • [8]OUTPKTERR (def=0x0) // OUTPKTERR
    • [9]BNA (def=0x0) // BNA
    • [12]BERR (def=0x0) // BERR
    • [13]NAK (def=0x0) // NAK
    • [14]NYET (def=0x0) // NYET
    • [15]STPKTRX (def=0x0) // STPKTRX
  • 0x52040C10DOEPTSIZ8// The application must modify this register before enabling the endpoint. Once the endpoint is enable

    • [0:18]XFRSIZ (def=0x0) // XFRSIZ
    • [19:28]PKTCNT (def=0x0) // PKTCNT
    • [29:30]RXDPID_STUPCNT (def=0x0) // RXDPID_STUPCNT
  • 0x52040C14DOEPDMA8// OTG device OUT endpoint 8 DMA address register

    • [0:31]DMAADDR (def=0x0) // DMAADDR
  • 0x52040E00PCGCCTL// This register is available in host and device modes.

    • [0]STPPCLK (def=0x0) // STPPCLK
    • [1]GATEHCLK (def=0x0) // GATEHCLK
    • [4]PHYSUSP (def=0x0) // PHYSUSP
    • [5]ENL1GTG (def=0x0) // ENL1GTG
    • [6]PHYSLEEP (def=0x0) // PHYSLEEP
    • [7]SUSP (def=0x0) // SUSP
• 0x4202C400PSSI// PSSI

  • 0x4202C400CR// PSSI control register

    • [5]CKPOL (def=0x0) // Parallel data clock polarity This bit configures the capture edge of the parallel clock or the ed
    • [6]DEPOL (def=0x0) // Data enable (PSSI_DE) polarity This bit indicates the level on the PSSI_DE pin when the data are
    • [8]RDYPOL (def=0x0) // Ready (PSSI_RDY) polarity This bit indicates the level on the PSSI_RDY pin when the data are not
    • [10:11]EDM (def=0x0) // Extended data mode
    • [14]ENABLE (def=0x0) // PSSI enable The contents of the FIFO are flushed when ENABLE is cleared to 0. Note: When ENABLE
    • [18:20]DERDYCFG (def=0x0) // Data enable and ready configuration When the PSSI_RDY function is mapped to the PSSI_DE pin (sett
    • [30]DMAEN (def=0x1) // DMA enable bit
    • [31]OUTEN (def=0x0) // Data direction selection bit
  • 0x4202C404SR// PSSI status register

    • [2]RTT4B (def=0x0) // RTT4B
    • [3]RTT1B (def=0x0) // RTT1B
  • 0x4202C408RIS// PSSI raw interrupt status register

    • [1]OVR_RIS (def=0x0) // OVR_RIS
  • 0x4202C40CIER// PSSI interrupt enable register

    • [1]OVR_IE (def=0x0) // OVR_IE
  • 0x4202C410MIS// PSSI masked interrupt status register

    • [1]OVR_MIS (def=0x0) // OVR_MIS
  • 0x4202C414ICR// PSSI interrupt clear register

    • [1]OVR_ISC (def=0x0) // OVR_ISC
  • 0x4202C428DR// PSSI data register

    • [0:7]BYTE0 (def=0x0) // Data byte 0
    • [8:15]BYTE1 (def=0x0) // Data byte 1
    • [16:23]BYTE2 (def=0x0) // Data byte 2
    • [24:31]BYTE3 (def=0xC0) // Data byte 3
• 0x5202C400SEC_PSSI//

  • 0x5202C400CR// PSSI control register

    • [5]CKPOL (def=0x0) // Parallel data clock polarity This bit configures the capture edge of the parallel clock or the ed
    • [6]DEPOL (def=0x0) // Data enable (PSSI_DE) polarity This bit indicates the level on the PSSI_DE pin when the data are
    • [8]RDYPOL (def=0x0) // Ready (PSSI_RDY) polarity This bit indicates the level on the PSSI_RDY pin when the data are not
    • [10:11]EDM (def=0x0) // Extended data mode
    • [14]ENABLE (def=0x0) // PSSI enable The contents of the FIFO are flushed when ENABLE is cleared to 0. Note: When ENABLE
    • [18:20]DERDYCFG (def=0x0) // Data enable and ready configuration When the PSSI_RDY function is mapped to the PSSI_DE pin (sett
    • [30]DMAEN (def=0x1) // DMA enable bit
    • [31]OUTEN (def=0x0) // Data direction selection bit
  • 0x5202C404SR// PSSI status register

    • [2]RTT4B (def=0x0) // RTT4B
    • [3]RTT1B (def=0x0) // RTT1B
  • 0x5202C408RIS// PSSI raw interrupt status register

    • [1]OVR_RIS (def=0x0) // OVR_RIS
  • 0x5202C40CIER// PSSI interrupt enable register

    • [1]OVR_IE (def=0x0) // OVR_IE
  • 0x5202C410MIS// PSSI masked interrupt status register

    • [1]OVR_MIS (def=0x0) // OVR_MIS
  • 0x5202C414ICR// PSSI interrupt clear register

    • [1]OVR_ISC (def=0x0) // OVR_ISC
  • 0x5202C428DR// PSSI data register

    • [0:7]BYTE0 (def=0x0) // Data byte 0
    • [8:15]BYTE1 (def=0x0) // Data byte 1
    • [16:23]BYTE2 (def=0x0) // Data byte 2
    • [24:31]BYTE3 (def=0xC0) // Data byte 3
• 0x46020800PWR// Power control

  • 0x46020800PWR_CR1// PWR control register 1

    • [0:2]LPMS (def=0x0) // Low-power mode selection These bits select the low-power mode entered when the CPU enters the Deeps
    • [5]RRSB1 (def=0x0) // SRAM2 page 1 retention in Stop 3 and Standby modes This bit is used to keep the SRAM2 page 1 conten
    • [6]RRSB2 (def=0x0) // SRAM2 page 2 retention in Stop 3 and Standby modes This bit is used to keep the SRAM2 page 2 conten
    • [7]ULPMEN (def=0x0) // BOR ultra-low power mode This bit is used to reduce the consumption by configuring the BOR in disco
    • [8]SRAM1PD (def=0x0) // SRAM1 power down This bit is used to reduce the consumption by powering off the SRAM1.
    • [9]SRAM2PD (def=0x0) // SRAM2 power down This bit is used to reduce the consumption by powering off the SRAM2.
    • [10]SRAM3PD (def=0x0) // SRAM3 power down This bit is used to reduce the consumption by powering off the SRAM3.
    • [11]SRAM4PD (def=0x0) // SRAM4 power down This bit is used to reduce the consumption by powering off the SRAM4.
    • [12]SRAM5PD (def=0x0) // SRAM5 power down This bit is used to reduce the consumption by powering off the SRAM5. Note: This b
  • 0x46020804PWR_CR2// PWR control register 2

    • [0]SRAM1PDS1 (def=0x0) // SRAM1 page 1 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [1]SRAM1PDS2 (def=0x0) // SRAM1 page 2 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [2]SRAM1PDS3 (def=0x0) // SRAM1 page 3 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [4]SRAM2PDS1 (def=0x0) // SRAM2 page 1 (8 Kbytes) power-down in Stop modes (Stop 0, 1, 2) Note: The SRAM2 page 1 retention in
    • [5]SRAM2PDS2 (def=0x0) // SRAM2 page 2 (56 Kbytes) power-down in Stop modes (Stop 0, 1, 2) Note: The SRAM2 page 2 retention i
    • [6]SRAM4PDS (def=0x0) // SRAM4 power-down in Stop modes (Stop 0, 1, 2, 3)
    • [7]DC2RAMPDS (def=0x0) // DCACHE2 SRAM power-down in Stop modes (Stop 0, 1, 2, 3) Note: This bit is only available in STM32U5
    • [8]ICRAMPDS (def=0x0) // ICACHE SRAM power-down in Stop modes (Stop 0, 1, 2, 3)
    • [9]DC1RAMPDS (def=0x0) // DCACHE1 SRAM power-down in Stop modes (Stop 0, 1, 2, 3)
    • [10]DMA2DRAMPDS (def=0x0) // DMA2D SRAM power-down in Stop modes (Stop 0, 1, 2, 3)
    • [11]PRAMPDS (def=0x0) // FMAC, FDCAN and USB peripherals SRAM power-down in Stop modes (Stop 0, 1, 2, 3)
    • [13]SRAM4FWU (def=0x0) // SRAM4 fast wakeup from Stop 0, Stop 1 and Stop 2 modes This bit is used to obtain the best trade-of
    • [14]FLASHFWU (def=0x0) // Flash memory fast wakeup from Stop 0 and Stop 1 modes This bit is used to obtain the best trade-off
    • [16]SRAM3PDS1 (def=0x0) // SRAM3 page 1 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [17]SRAM3PDS2 (def=0x0) // SRAM3 page 2 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [18]SRAM3PDS3 (def=0x0) // SRAM3 page 3 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [19]SRAM3PDS4 (def=0x0) // SRAM3 page 4 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [20]SRAM3PDS5 (def=0x0) // SRAM3 page 5 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [21]SRAM3PDS6 (def=0x0) // SRAM3 page 6 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [22]SRAM3PDS7 (def=0x0) // SRAM3 page 7 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [23]SRAM3PDS8 (def=0x0) // SRAM3 page 8 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [24]GPRAMPDS (def=0x0) // Graphic peripherals (LTDC, GFXMMU) SRAM power-down in Stop modes (Stop 0, 1, 2, 3) Note: LTDC SRA
    • [25]DSIRAMPDS (def=0x0) // DSI SRAM power-down in Stop modes (Stop 0, 1) DSI SRAM content is always lost in Stop 2 and Stop 3
    • [31]SRDRUN (def=0x0) // SmartRun domain in Run mode
  • 0x46020808PWR_CR3// PWR control register 3

    • [1]REGSEL (def=0x0) // Regulator selection Note: REGSEL is reserved and must be kept at reset value in packages without SM
    • [2]FSTEN (def=0x0) // Fast soft start
  • 0x4602080CPWR_VOSR// PWR voltage scaling register

    • [13]USBBOOSTRDY (def=0x0) // USB EPOD booster ready This bit is set to 1 by hardware when the power booster startup time is reac
    • [14]BOOSTRDY (def=0x0) // EPOD booster ready This bit is set to 1 by hardware when the power booster startup time is reached.
    • [15]VOSRDY (def=0x1) // Ready bit for VCORE voltage scaling output selection
    • [16:17]VOS (def=0x0) // Voltage scaling range selection This field is protected against non-secure access when SYSCLKSEC =
    • [18]BOOSTEN (def=0x0) // EPOD booster enable This bit is protected against non-secure access when SYSCLKSEC = 1 in RCC_SEC
    • [19]USBPWREN (def=0x0) // USB power enable This bit is protected against non-secure access when SYSCLKSEC = 1 in RCC_SECCFG
    • [20]USBBOOSTEN (def=0x0) // USB EPOD booster enable This bit is protected against non-secure access when SYSCLKSEC = 1 in RCC
  • 0x46020810PWR_SVMCR// PWR supply voltage monitoring control register

    • [4]PVDE (def=0x0) // Power voltage detector enable
    • [5:7]PVDLS (def=0x0) // Power voltage detector level selection These bits select the voltage threshold detected by the powe
    • [24]UVMEN (def=0x0) // VDDUSB independent USB voltage monitor enable
    • [25]IO2VMEN (def=0x0) // VDDIO2 independent I/Os voltage monitor enable
    • [26]AVM1EN (def=0x0) // VDDA independent analog supply voltage monitor 1 enable (1.6 V threshold)
    • [27]AVM2EN (def=0x0) // VDDA independent analog supply voltage monitor 2 enable (1.8 V threshold)
    • [28]USV (def=0x0) // VDDUSB independent USB supply valid This bit is used to validate the VDDUSB supply for electrical a
    • [29]IO2SV (def=0x0) // VDDIO2 independent I/Os supply valid This bit is used to validate the VDDIO2 supply for electrical
    • [30]ASV (def=0x0) // VDDA independent analog supply valid This bit is used to validate the VDDA supply for electrical an
  • 0x46020814PWR_WUCR1// PWR wakeup control register 1

    • [0]WUPEN1 (def=0x0) // Wakeup pin WKUP1 enable
    • [1]WUPEN2 (def=0x0) // Wakeup pin WKUP2 enable
    • [2]WUPEN3 (def=0x0) // Wakeup pin WKUP3 enable
    • [3]WUPEN4 (def=0x0) // Wakeup pin WKUP4 enable
    • [4]WUPEN5 (def=0x0) // Wakeup pin WKUP5 enable
    • [5]WUPEN6 (def=0x0) // Wakeup pin WKUP6 enable
    • [6]WUPEN7 (def=0x0) // Wakeup pin WKUP7 enable
    • [7]WUPEN8 (def=0x0) // Wakeup pin WKUP8 enable
  • 0x46020818PWR_WUCR2// PWR wakeup control register 2

    • [0]WUPP1 (def=0x0) // Wakeup pin WKUP1 polarity. This bit must be configured when WUPEN1 = 0.
    • [1]WUPP2 (def=0x0) // Wakeup pin WKUP2 polarity This bit must be configured when WUPEN2 = 0.
    • [2]WUPP3 (def=0x0) // Wakeup pin WKUP3 polarity This bit must be configured when WUPEN3 = 0.
    • [3]WUPP4 (def=0x0) // Wakeup pin WKUP4 polarity This bit must be configured when WUPEN4 = 0.
    • [4]WUPP5 (def=0x0) // Wakeup pin WKUP5 polarity This bit must be configured when WUPEN5 = 0.
    • [5]WUPP6 (def=0x0) // Wakeup pin WKUP6 polarity This bit must be configured when WUPEN6 = 0.
    • [6]WUPP7 (def=0x0) // Wakeup pin WKUP7 polarity This bit must be configured when WUPEN7 = 0.
    • [7]WUPP8 (def=0x0) // Wakeup pin WKUP8 polarity This bit must be configured when WUPEN8 = 0.
  • 0x4602081CPWR_WUCR3// PWR wakeup control register 3

    • [0:1]WUSEL1 (def=0x0) // Wakeup pin WKUP1 selection This field must be configured when WUPEN1 = 0.
    • [2:3]WUSEL2 (def=0x0) // Wakeup pin WKUP2 selection This field must be configured when WUPEN2 = 0.
    • [4:5]WUSEL3 (def=0x0) // Wakeup pin WKUP3 selection This field must be configured when WUPEN3 = 0.
    • [6:7]WUSEL4 (def=0x0) // Wakeup pin WKUP4 selection This field must be configured when WUPEN4 = 0.
    • [8:9]WUSEL5 (def=0x0) // Wakeup pin WKUP5 selection This field must be configured when WUPEN5 = 0.
    • [10:11]WUSEL6 (def=0x0) // Wakeup pin WKUP6 selection This field must be configured when WUPEN6 = 0.
    • [12:13]WUSEL7 (def=0x0) // Wakeup pin WKUP7 selection This field must be configured when WUPEN7 = 0.
    • [14:15]WUSEL8 (def=0x0) // Wakeup pin WKUP8 selection This field must be configured when WUPEN8 = 0.
  • 0x46020820PWR_BDCR1// PWR Backup domain control register 1

    • [0]BREN (def=0x0) // Backup RAM retention in Standby and VBAT modes When this bit is set, the backup RAM content is kept
    • [4]MONEN (def=0x0) // Backup domain voltage and temperature monitoring enable
  • 0x46020824PWR_BDCR2// PWR Backup domain control register 2

    • [0]VBE (def=0x0) // VBAT charging enable
    • [1]VBRS (def=0x0) // VBAT charging resistor selection
  • 0x46020828PWR_DBPR// PWR disable Backup domain register

    • [0]DBP (def=0x0) // Disable Backup domain write protection In reset state, all registers and SRAM in Backup domain are
  • 0x4602082CPWR_UCPDR// PWR USB Type-C™ and Power Delivery register

    • [0]UCPD_DBDIS (def=0x0) // UCPD dead battery disable After exiting reset, the USB Type-C “dead battery” behavior is enable
    • [1]UCPD_STBY (def=0x0) // UCPD Standby mode When set, this bit is used to memorize the UCPD configuration in Standby mode. Th
  • 0x46020830PWR_SECCFGR// PWR security configuration register

    • [0]WUP1SEC (def=0x0) // WUP1 secure protection
    • [1]WUP2SEC (def=0x0) // WUP2 secure protection
    • [2]WUP3SEC (def=0x0) // WUP3 secure protection
    • [3]WUP4SEC (def=0x0) // WUP4 secure protection
    • [4]WUP5SEC (def=0x0) // WUP5 secure protection
    • [5]WUP6SEC (def=0x0) // WUP6 secure protection
    • [6]WUP7SEC (def=0x0) // WUP7 secure protection
    • [7]WUP8SEC (def=0x0) // WUP8 secure protection
    • [12]LPMSEC (def=0x0) // Low-power modes secure protection
    • [13]VDMSEC (def=0x0) // Voltage detection and monitoring secure protection
    • [14]VBSEC (def=0x0) // Backup domain secure protection
    • [15]APCSEC (def=0x0) // Pull-up/pull-down secure protection
  • 0x46020834PWR_PRIVCFGR// PWR privilege control register

    • [0]SPRIV (def=0x0) // PWR secure functions privilege configuration This bit is set and reset by software. It can be writt
    • [1]NSPRIV (def=0x0) // PWR non-secure functions privilege configuration This bit is set and reset by software. It can be w
  • 0x46020838PWR_SR// PWR status register

    • [0]CSSF (def=0x0) // Clear Stop and Standby flags This bit is protected against non-secure access when LPMSEC = 1 in P
    • [1]STOPF (def=0x0) // Stop flag This bit is set by hardware when the device enters a Stop mode, and is cleared by softwar
    • [2]SBF (def=0x0) // Standby flag This bit is set by hardware when the device enters the Standby mode, and is cleared by
  • 0x4602083CPWR_SVMSR// PWR supply voltage monitoring status register

    • [1]REGS (def=0x0) // Regulator selection
    • [4]PVDO (def=0x0) // VDD voltage detector output
    • [15]ACTVOSRDY (def=0x1) // Voltage level ready for currently used VOS
    • [16:17]ACTVOS (def=0x0) // VOS currently applied to VCORE This field provides the last VOS value.
    • [24]VDDUSBRDY (def=0x0) // VDDUSB ready
    • [25]VDDIO2RDY (def=0x0) // VDDIO2 ready
    • [26]VDDA1RDY (def=0x0) // VDDA ready versus 1.6V voltage monitor
    • [27]VDDA2RDY (def=0x0) // VDDA ready versus 1.8 V voltage monitor
  • 0x46020840PWR_BDSR// PWR Backup domain status register

    • [1]VBATH (def=0x0) // Backup domain voltage level monitoring versus high threshold
    • [2]TEMPL (def=0x0) // Temperature level monitoring versus low threshold
    • [3]TEMPH (def=0x0) // Temperature level monitoring versus high threshold
  • 0x46020844PWR_WUSR// PWR wakeup status register

    • [0]WUF1 (def=0x0) // Wakeup flag 1 This bit is set when a wakeup event is detected on WKUP1 pin. This bit is cleared by
    • [1]WUF2 (def=0x0) // Wakeup flag 2 This bit is set when a wakeup event is detected on WKUP2 pin. This bit is cleared by
    • [2]WUF3 (def=0x0) // Wakeup flag 3 This bit is set when a wakeup event is detected on WKUP3 pin. This bit is cleared by
    • [3]WUF4 (def=0x0) // Wakeup flag 4 This bit is set when a wakeup event is detected on WKUP4 pin. This bit is cleared by
    • [4]WUF5 (def=0x0) // Wakeup flag 5 This bit is set when a wakeup event is detected on WKUP5 pin. This bit is cleared by
    • [5]WUF6 (def=0x0) // Wakeup flag 6 This bit is set when a wakeup event is detected on WKUP6 pin. This bit is cleared by
    • [6]WUF7 (def=0x0) // Wakeup flag 7 This bit is set when a wakeup event is detected on WKUP7 pin. This bit is cleared by
    • [7]WUF8 (def=0x0) // Wakeup flag 8 This bit is set when a wakeup event is detected on WKUP8 pin. This bit is cleared by
  • 0x46020848PWR_WUSCR// PWR wakeup status clear register

    • [0]CWUF1 (def=0x0) // Wakeup flag 1 Writing 1 to this bit clears the WUF1 flag in PWR_WUSR.
    • [1]CWUF2 (def=0x0) // Wakeup flag 2 Writing 1 to this bit clears the WUF2 flag in PWR_WUSR.
    • [2]CWUF3 (def=0x0) // Wakeup flag 3 Writing 1 to this bit clears the WUF3 flag in PWR_WUSR.
    • [3]CWUF4 (def=0x0) // Wakeup flag 4 Writing 1 to this bit clears the WUF4 flag in PWR_WUSR.
    • [4]CWUF5 (def=0x0) // Wakeup flag 5 Writing 1 to this bit clears the WUF5 flag in PWR_WUSR.
    • [5]CWUF6 (def=0x0) // Wakeup flag 6 Writing 1 to this bit clears the WUF6 flag in PWR_WUSR.
    • [6]CWUF7 (def=0x0) // Wakeup flag 7 Writing 1 to this bit clears the WUF7 flag in PWR_WUSR.
    • [7]CWUF8 (def=0x0) // Wakeup flag 8 Writing 1 to this bit clears the WUF8 flag in PWR_WUSR.
  • 0x4602084CPWR_APCR// PWR apply pull configuration register

    • [0]APC (def=0x0) // Apply pull-up and pull-down configuration When this bit is set, the I/O pull-up and pull-down confi
  • 0x46020850PWR_PUCRA// PWR port A pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
    • [12]PU12 (def=0x0) //
    • [13]PU13 (def=0x0) //
    • [15]PU15 (def=0x0) // Port A pull-up bit 15 When set, this bit activates the pull-up on PA15 when the APC bit is set in P
  • 0x46020854PWR_PDCRA// PWR port A pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [14]PD14 (def=0x0) // Port A pull-down bit 14 When set, this bit activates the pull-down on PA14 when the APC bit is set
  • 0x46020858PWR_PUCRB// PWR port B pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
    • [12]PU12 (def=0x0) //
    • [13]PU13 (def=0x0) //
    • [14]PU14 (def=0x0) //
    • [15]PU15 (def=0x0) //
  • 0x4602085CPWR_PDCRB// PWR port B pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [13]PD13 (def=0x0) //
    • [14]PD14 (def=0x0) //
    • [15]PD15 (def=0x0) //
  • 0x46020860PWR_PUCRC// Power port C pull up control register

    • [0]PU0 (def=0x0) // PU0
    • [1]PU1 (def=0x0) // PU1
    • [2]PU2 (def=0x0) // PU2
    • [3]PU3 (def=0x0) // PU3
    • [4]PU4 (def=0x0) // PU4
    • [5]PU5 (def=0x0) // PU5
    • [6]PU6 (def=0x0) // PU6
    • [7]PU7 (def=0x0) // PU7
    • [8]PU8 (def=0x0) // PU8
    • [9]PU9 (def=0x0) // PU9
    • [10]PU10 (def=0x0) // PU10
    • [11]PU11 (def=0x0) // PU11
    • [12]PU12 (def=0x0) // PU12
    • [13]PU13 (def=0x0) // PU13
    • [14]PU14 (def=0x0) // PU14
    • [15]PU15 (def=0x0) // PU15
  • 0x46020864PWR_PDCRC// PWR port C pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [13]PD13 (def=0x0) //
    • [14]PD14 (def=0x0) //
    • [15]PD15 (def=0x0) //
  • 0x46020868PWR_PUCRD// PWR port D pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
    • [12]PU12 (def=0x0) //
    • [13]PU13 (def=0x0) //
    • [14]PU14 (def=0x0) //
    • [15]PU15 (def=0x0) //
  • 0x4602086CPWR_PDCRD// PWR port D pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [13]PD13 (def=0x0) //
    • [14]PD14 (def=0x0) //
    • [15]PD15 (def=0x0) //
  • 0x46020870PWR_PUCRE// PWR port E pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
    • [12]PU12 (def=0x0) //
    • [13]PU13 (def=0x0) //
    • [14]PU14 (def=0x0) //
    • [15]PU15 (def=0x0) //
  • 0x46020874PWR_PDCRE// PWR port E pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [13]PD13 (def=0x0) //
    • [14]PD14 (def=0x0) //
    • [15]PD15 (def=0x0) //
  • 0x46020878PWR_PUCRF// PWR port F pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
    • [12]PU12 (def=0x0) //
    • [13]PU13 (def=0x0) //
    • [14]PU14 (def=0x0) //
    • [15]PU15 (def=0x0) //
  • 0x4602087CPWR_PDCRF// PWR port F pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [13]PD13 (def=0x0) //
    • [14]PD14 (def=0x0) //
    • [15]PD15 (def=0x0) //
  • 0x46020880PWR_PUCRG// PWR port G pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
    • [12]PU12 (def=0x0) //
    • [13]PU13 (def=0x0) //
    • [14]PU14 (def=0x0) //
    • [15]PU15 (def=0x0) //
  • 0x46020884PWR_PDCRG// PWR port G pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [13]PD13 (def=0x0) //
    • [14]PD14 (def=0x0) //
    • [15]PD15 (def=0x0) //
  • 0x46020888PWR_PUCRH// PWR port H pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
    • [12]PU12 (def=0x0) //
    • [13]PU13 (def=0x0) //
    • [14]PU14 (def=0x0) //
    • [15]PU15 (def=0x0) //
  • 0x4602088CPWR_PDCRH// PWR port H pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [13]PD13 (def=0x0) //
    • [14]PD14 (def=0x0) //
    • [15]PD15 (def=0x0) //
  • 0x46020890PWR_PUCRI// PWR port I pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
    • [12]PU12 (def=0x0) //
    • [13]PU13 (def=0x0) //
    • [14]PU14 (def=0x0) //
    • [15]PU15 (def=0x0) //
  • 0x46020894PWR_PDCRI// PWR port I pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [13]PD13 (def=0x0) //
    • [14]PD14 (def=0x0) //
    • [15]PD15 (def=0x0) //
  • 0x46020898PWR_PUCRJ// PWR port J pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
  • 0x4602089CPWR_PDCRJ// PWR port J pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
  • 0x460208A8PWR_CR4// PWR control register 4

    • [0]SRAM1PDS4 (def=0x0) //
    • [1]SRAM1PDS5 (def=0x0) //
    • [2]SRAM1PDS6 (def=0x0) //
    • [3]SRAM1PDS7 (def=0x0) //
    • [4]SRAM1PDS8 (def=0x0) //
    • [5]SRAM1PDS9 (def=0x0) //
    • [6]SRAM1PDS10 (def=0x0) //
    • [7]SRAM1PDS11 (def=0x0) //
    • [8]SRAM1PDS12 (def=0x0) //
    • [10]SRAM3PDS9 (def=0x0) //
    • [11]SRAM3PDS10 (def=0x0) //
    • [12]SRAM3PDS11 (def=0x0) //
    • [13]SRAM3PDS12 (def=0x0) //
    • [14]SRAM3PDS13 (def=0x0) //
    • [16]SRAM5PDS1 (def=0x0) //
    • [17]SRAM5PDS2 (def=0x0) //
    • [18]SRAM5PDS3 (def=0x0) //
    • [19]SRAM5PDS4 (def=0x0) //
    • [20]SRAM5PDS5 (def=0x0) //
    • [21]SRAM5PDS6 (def=0x0) //
    • [22]SRAM5PDS7 (def=0x0) //
    • [23]SRAM5PDS8 (def=0x0) //
    • [24]SRAM5PDS9 (def=0x0) //
    • [25]SRAM5PDS10 (def=0x0) //
    • [26]SRAM5PDS11 (def=0x0) //
    • [27]SRAM5PDS12 (def=0x0) //
    • [28]SRAM5PDS13 (def=0x0) //
  interrupts:
  • [63] PWR_S3WU // PWR wakeup from Stop 3 interrupt
• 0x56020800SEC_PWR//

  • 0x56020800PWR_CR1// PWR control register 1

    • [0:2]LPMS (def=0x0) // Low-power mode selection These bits select the low-power mode entered when the CPU enters the Deeps
    • [5]RRSB1 (def=0x0) // SRAM2 page 1 retention in Stop 3 and Standby modes This bit is used to keep the SRAM2 page 1 conten
    • [6]RRSB2 (def=0x0) // SRAM2 page 2 retention in Stop 3 and Standby modes This bit is used to keep the SRAM2 page 2 conten
    • [7]ULPMEN (def=0x0) // BOR ultra-low power mode This bit is used to reduce the consumption by configuring the BOR in disco
    • [8]SRAM1PD (def=0x0) // SRAM1 power down This bit is used to reduce the consumption by powering off the SRAM1.
    • [9]SRAM2PD (def=0x0) // SRAM2 power down This bit is used to reduce the consumption by powering off the SRAM2.
    • [10]SRAM3PD (def=0x0) // SRAM3 power down This bit is used to reduce the consumption by powering off the SRAM3.
    • [11]SRAM4PD (def=0x0) // SRAM4 power down This bit is used to reduce the consumption by powering off the SRAM4.
    • [12]SRAM5PD (def=0x0) // SRAM5 power down This bit is used to reduce the consumption by powering off the SRAM5. Note: This b
  • 0x56020804PWR_CR2// PWR control register 2

    • [0]SRAM1PDS1 (def=0x0) // SRAM1 page 1 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [1]SRAM1PDS2 (def=0x0) // SRAM1 page 2 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [2]SRAM1PDS3 (def=0x0) // SRAM1 page 3 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [4]SRAM2PDS1 (def=0x0) // SRAM2 page 1 (8 Kbytes) power-down in Stop modes (Stop 0, 1, 2) Note: The SRAM2 page 1 retention in
    • [5]SRAM2PDS2 (def=0x0) // SRAM2 page 2 (56 Kbytes) power-down in Stop modes (Stop 0, 1, 2) Note: The SRAM2 page 2 retention i
    • [6]SRAM4PDS (def=0x0) // SRAM4 power-down in Stop modes (Stop 0, 1, 2, 3)
    • [7]DC2RAMPDS (def=0x0) // DCACHE2 SRAM power-down in Stop modes (Stop 0, 1, 2, 3) Note: This bit is only available in STM32U5
    • [8]ICRAMPDS (def=0x0) // ICACHE SRAM power-down in Stop modes (Stop 0, 1, 2, 3)
    • [9]DC1RAMPDS (def=0x0) // DCACHE1 SRAM power-down in Stop modes (Stop 0, 1, 2, 3)
    • [10]DMA2DRAMPDS (def=0x0) // DMA2D SRAM power-down in Stop modes (Stop 0, 1, 2, 3)
    • [11]PRAMPDS (def=0x0) // FMAC, FDCAN and USB peripherals SRAM power-down in Stop modes (Stop 0, 1, 2, 3)
    • [13]SRAM4FWU (def=0x0) // SRAM4 fast wakeup from Stop 0, Stop 1 and Stop 2 modes This bit is used to obtain the best trade-of
    • [14]FLASHFWU (def=0x0) // Flash memory fast wakeup from Stop 0 and Stop 1 modes This bit is used to obtain the best trade-off
    • [16]SRAM3PDS1 (def=0x0) // SRAM3 page 1 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [17]SRAM3PDS2 (def=0x0) // SRAM3 page 2 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [18]SRAM3PDS3 (def=0x0) // SRAM3 page 3 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [19]SRAM3PDS4 (def=0x0) // SRAM3 page 4 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [20]SRAM3PDS5 (def=0x0) // SRAM3 page 5 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [21]SRAM3PDS6 (def=0x0) // SRAM3 page 6 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [22]SRAM3PDS7 (def=0x0) // SRAM3 page 7 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [23]SRAM3PDS8 (def=0x0) // SRAM3 page 8 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)
    • [24]GPRAMPDS (def=0x0) // Graphic peripherals (LTDC, GFXMMU) SRAM power-down in Stop modes (Stop 0, 1, 2, 3) Note: LTDC SRA
    • [25]DSIRAMPDS (def=0x0) // DSI SRAM power-down in Stop modes (Stop 0, 1) DSI SRAM content is always lost in Stop 2 and Stop 3
    • [31]SRDRUN (def=0x0) // SmartRun domain in Run mode
  • 0x56020808PWR_CR3// PWR control register 3

    • [1]REGSEL (def=0x0) // Regulator selection Note: REGSEL is reserved and must be kept at reset value in packages without SM
    • [2]FSTEN (def=0x0) // Fast soft start
  • 0x5602080CPWR_VOSR// PWR voltage scaling register

    • [13]USBBOOSTRDY (def=0x0) // USB EPOD booster ready This bit is set to 1 by hardware when the power booster startup time is reac
    • [14]BOOSTRDY (def=0x0) // EPOD booster ready This bit is set to 1 by hardware when the power booster startup time is reached.
    • [15]VOSRDY (def=0x1) // Ready bit for VCORE voltage scaling output selection
    • [16:17]VOS (def=0x0) // Voltage scaling range selection This field is protected against non-secure access when SYSCLKSEC =
    • [18]BOOSTEN (def=0x0) // EPOD booster enable This bit is protected against non-secure access when SYSCLKSEC = 1 in RCC_SEC
    • [19]USBPWREN (def=0x0) // USB power enable This bit is protected against non-secure access when SYSCLKSEC = 1 in RCC_SECCFG
    • [20]USBBOOSTEN (def=0x0) // USB EPOD booster enable This bit is protected against non-secure access when SYSCLKSEC = 1 in RCC
  • 0x56020810PWR_SVMCR// PWR supply voltage monitoring control register

    • [4]PVDE (def=0x0) // Power voltage detector enable
    • [5:7]PVDLS (def=0x0) // Power voltage detector level selection These bits select the voltage threshold detected by the powe
    • [24]UVMEN (def=0x0) // VDDUSB independent USB voltage monitor enable
    • [25]IO2VMEN (def=0x0) // VDDIO2 independent I/Os voltage monitor enable
    • [26]AVM1EN (def=0x0) // VDDA independent analog supply voltage monitor 1 enable (1.6 V threshold)
    • [27]AVM2EN (def=0x0) // VDDA independent analog supply voltage monitor 2 enable (1.8 V threshold)
    • [28]USV (def=0x0) // VDDUSB independent USB supply valid This bit is used to validate the VDDUSB supply for electrical a
    • [29]IO2SV (def=0x0) // VDDIO2 independent I/Os supply valid This bit is used to validate the VDDIO2 supply for electrical
    • [30]ASV (def=0x0) // VDDA independent analog supply valid This bit is used to validate the VDDA supply for electrical an
  • 0x56020814PWR_WUCR1// PWR wakeup control register 1

    • [0]WUPEN1 (def=0x0) // Wakeup pin WKUP1 enable
    • [1]WUPEN2 (def=0x0) // Wakeup pin WKUP2 enable
    • [2]WUPEN3 (def=0x0) // Wakeup pin WKUP3 enable
    • [3]WUPEN4 (def=0x0) // Wakeup pin WKUP4 enable
    • [4]WUPEN5 (def=0x0) // Wakeup pin WKUP5 enable
    • [5]WUPEN6 (def=0x0) // Wakeup pin WKUP6 enable
    • [6]WUPEN7 (def=0x0) // Wakeup pin WKUP7 enable
    • [7]WUPEN8 (def=0x0) // Wakeup pin WKUP8 enable
  • 0x56020818PWR_WUCR2// PWR wakeup control register 2

    • [0]WUPP1 (def=0x0) // Wakeup pin WKUP1 polarity. This bit must be configured when WUPEN1 = 0.
    • [1]WUPP2 (def=0x0) // Wakeup pin WKUP2 polarity This bit must be configured when WUPEN2 = 0.
    • [2]WUPP3 (def=0x0) // Wakeup pin WKUP3 polarity This bit must be configured when WUPEN3 = 0.
    • [3]WUPP4 (def=0x0) // Wakeup pin WKUP4 polarity This bit must be configured when WUPEN4 = 0.
    • [4]WUPP5 (def=0x0) // Wakeup pin WKUP5 polarity This bit must be configured when WUPEN5 = 0.
    • [5]WUPP6 (def=0x0) // Wakeup pin WKUP6 polarity This bit must be configured when WUPEN6 = 0.
    • [6]WUPP7 (def=0x0) // Wakeup pin WKUP7 polarity This bit must be configured when WUPEN7 = 0.
    • [7]WUPP8 (def=0x0) // Wakeup pin WKUP8 polarity This bit must be configured when WUPEN8 = 0.
  • 0x5602081CPWR_WUCR3// PWR wakeup control register 3

    • [0:1]WUSEL1 (def=0x0) // Wakeup pin WKUP1 selection This field must be configured when WUPEN1 = 0.
    • [2:3]WUSEL2 (def=0x0) // Wakeup pin WKUP2 selection This field must be configured when WUPEN2 = 0.
    • [4:5]WUSEL3 (def=0x0) // Wakeup pin WKUP3 selection This field must be configured when WUPEN3 = 0.
    • [6:7]WUSEL4 (def=0x0) // Wakeup pin WKUP4 selection This field must be configured when WUPEN4 = 0.
    • [8:9]WUSEL5 (def=0x0) // Wakeup pin WKUP5 selection This field must be configured when WUPEN5 = 0.
    • [10:11]WUSEL6 (def=0x0) // Wakeup pin WKUP6 selection This field must be configured when WUPEN6 = 0.
    • [12:13]WUSEL7 (def=0x0) // Wakeup pin WKUP7 selection This field must be configured when WUPEN7 = 0.
    • [14:15]WUSEL8 (def=0x0) // Wakeup pin WKUP8 selection This field must be configured when WUPEN8 = 0.
  • 0x56020820PWR_BDCR1// PWR Backup domain control register 1

    • [0]BREN (def=0x0) // Backup RAM retention in Standby and VBAT modes When this bit is set, the backup RAM content is kept
    • [4]MONEN (def=0x0) // Backup domain voltage and temperature monitoring enable
  • 0x56020824PWR_BDCR2// PWR Backup domain control register 2

    • [0]VBE (def=0x0) // VBAT charging enable
    • [1]VBRS (def=0x0) // VBAT charging resistor selection
  • 0x56020828PWR_DBPR// PWR disable Backup domain register

    • [0]DBP (def=0x0) // Disable Backup domain write protection In reset state, all registers and SRAM in Backup domain are
  • 0x5602082CPWR_UCPDR// PWR USB Type-C™ and Power Delivery register

    • [0]UCPD_DBDIS (def=0x0) // UCPD dead battery disable After exiting reset, the USB Type-C “dead battery” behavior is enable
    • [1]UCPD_STBY (def=0x0) // UCPD Standby mode When set, this bit is used to memorize the UCPD configuration in Standby mode. Th
  • 0x56020830PWR_SECCFGR// PWR security configuration register

    • [0]WUP1SEC (def=0x0) // WUP1 secure protection
    • [1]WUP2SEC (def=0x0) // WUP2 secure protection
    • [2]WUP3SEC (def=0x0) // WUP3 secure protection
    • [3]WUP4SEC (def=0x0) // WUP4 secure protection
    • [4]WUP5SEC (def=0x0) // WUP5 secure protection
    • [5]WUP6SEC (def=0x0) // WUP6 secure protection
    • [6]WUP7SEC (def=0x0) // WUP7 secure protection
    • [7]WUP8SEC (def=0x0) // WUP8 secure protection
    • [12]LPMSEC (def=0x0) // Low-power modes secure protection
    • [13]VDMSEC (def=0x0) // Voltage detection and monitoring secure protection
    • [14]VBSEC (def=0x0) // Backup domain secure protection
    • [15]APCSEC (def=0x0) // Pull-up/pull-down secure protection
  • 0x56020834PWR_PRIVCFGR// PWR privilege control register

    • [0]SPRIV (def=0x0) // PWR secure functions privilege configuration This bit is set and reset by software. It can be writt
    • [1]NSPRIV (def=0x0) // PWR non-secure functions privilege configuration This bit is set and reset by software. It can be w
  • 0x56020838PWR_SR// PWR status register

    • [0]CSSF (def=0x0) // Clear Stop and Standby flags This bit is protected against non-secure access when LPMSEC = 1 in P
    • [1]STOPF (def=0x0) // Stop flag This bit is set by hardware when the device enters a Stop mode, and is cleared by softwar
    • [2]SBF (def=0x0) // Standby flag This bit is set by hardware when the device enters the Standby mode, and is cleared by
  • 0x5602083CPWR_SVMSR// PWR supply voltage monitoring status register

    • [1]REGS (def=0x0) // Regulator selection
    • [4]PVDO (def=0x0) // VDD voltage detector output
    • [15]ACTVOSRDY (def=0x1) // Voltage level ready for currently used VOS
    • [16:17]ACTVOS (def=0x0) // VOS currently applied to VCORE This field provides the last VOS value.
    • [24]VDDUSBRDY (def=0x0) // VDDUSB ready
    • [25]VDDIO2RDY (def=0x0) // VDDIO2 ready
    • [26]VDDA1RDY (def=0x0) // VDDA ready versus 1.6V voltage monitor
    • [27]VDDA2RDY (def=0x0) // VDDA ready versus 1.8 V voltage monitor
  • 0x56020840PWR_BDSR// PWR Backup domain status register

    • [1]VBATH (def=0x0) // Backup domain voltage level monitoring versus high threshold
    • [2]TEMPL (def=0x0) // Temperature level monitoring versus low threshold
    • [3]TEMPH (def=0x0) // Temperature level monitoring versus high threshold
  • 0x56020844PWR_WUSR// PWR wakeup status register

    • [0]WUF1 (def=0x0) // Wakeup flag 1 This bit is set when a wakeup event is detected on WKUP1 pin. This bit is cleared by
    • [1]WUF2 (def=0x0) // Wakeup flag 2 This bit is set when a wakeup event is detected on WKUP2 pin. This bit is cleared by
    • [2]WUF3 (def=0x0) // Wakeup flag 3 This bit is set when a wakeup event is detected on WKUP3 pin. This bit is cleared by
    • [3]WUF4 (def=0x0) // Wakeup flag 4 This bit is set when a wakeup event is detected on WKUP4 pin. This bit is cleared by
    • [4]WUF5 (def=0x0) // Wakeup flag 5 This bit is set when a wakeup event is detected on WKUP5 pin. This bit is cleared by
    • [5]WUF6 (def=0x0) // Wakeup flag 6 This bit is set when a wakeup event is detected on WKUP6 pin. This bit is cleared by
    • [6]WUF7 (def=0x0) // Wakeup flag 7 This bit is set when a wakeup event is detected on WKUP7 pin. This bit is cleared by
    • [7]WUF8 (def=0x0) // Wakeup flag 8 This bit is set when a wakeup event is detected on WKUP8 pin. This bit is cleared by
  • 0x56020848PWR_WUSCR// PWR wakeup status clear register

    • [0]CWUF1 (def=0x0) // Wakeup flag 1 Writing 1 to this bit clears the WUF1 flag in PWR_WUSR.
    • [1]CWUF2 (def=0x0) // Wakeup flag 2 Writing 1 to this bit clears the WUF2 flag in PWR_WUSR.
    • [2]CWUF3 (def=0x0) // Wakeup flag 3 Writing 1 to this bit clears the WUF3 flag in PWR_WUSR.
    • [3]CWUF4 (def=0x0) // Wakeup flag 4 Writing 1 to this bit clears the WUF4 flag in PWR_WUSR.
    • [4]CWUF5 (def=0x0) // Wakeup flag 5 Writing 1 to this bit clears the WUF5 flag in PWR_WUSR.
    • [5]CWUF6 (def=0x0) // Wakeup flag 6 Writing 1 to this bit clears the WUF6 flag in PWR_WUSR.
    • [6]CWUF7 (def=0x0) // Wakeup flag 7 Writing 1 to this bit clears the WUF7 flag in PWR_WUSR.
    • [7]CWUF8 (def=0x0) // Wakeup flag 8 Writing 1 to this bit clears the WUF8 flag in PWR_WUSR.
  • 0x5602084CPWR_APCR// PWR apply pull configuration register

    • [0]APC (def=0x0) // Apply pull-up and pull-down configuration When this bit is set, the I/O pull-up and pull-down confi
  • 0x56020850PWR_PUCRA// PWR port A pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
    • [12]PU12 (def=0x0) //
    • [13]PU13 (def=0x0) //
    • [15]PU15 (def=0x0) // Port A pull-up bit 15 When set, this bit activates the pull-up on PA15 when the APC bit is set in P
  • 0x56020854PWR_PDCRA// PWR port A pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [14]PD14 (def=0x0) // Port A pull-down bit 14 When set, this bit activates the pull-down on PA14 when the APC bit is set
  • 0x56020858PWR_PUCRB// PWR port B pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
    • [12]PU12 (def=0x0) //
    • [13]PU13 (def=0x0) //
    • [14]PU14 (def=0x0) //
    • [15]PU15 (def=0x0) //
  • 0x5602085CPWR_PDCRB// PWR port B pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [13]PD13 (def=0x0) //
    • [14]PD14 (def=0x0) //
    • [15]PD15 (def=0x0) //
  • 0x56020860PWR_PUCRC// Power port C pull up control register

    • [0]PU0 (def=0x0) // PU0
    • [1]PU1 (def=0x0) // PU1
    • [2]PU2 (def=0x0) // PU2
    • [3]PU3 (def=0x0) // PU3
    • [4]PU4 (def=0x0) // PU4
    • [5]PU5 (def=0x0) // PU5
    • [6]PU6 (def=0x0) // PU6
    • [7]PU7 (def=0x0) // PU7
    • [8]PU8 (def=0x0) // PU8
    • [9]PU9 (def=0x0) // PU9
    • [10]PU10 (def=0x0) // PU10
    • [11]PU11 (def=0x0) // PU11
    • [12]PU12 (def=0x0) // PU12
    • [13]PU13 (def=0x0) // PU13
    • [14]PU14 (def=0x0) // PU14
    • [15]PU15 (def=0x0) // PU15
  • 0x56020864PWR_PDCRC// PWR port C pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [13]PD13 (def=0x0) //
    • [14]PD14 (def=0x0) //
    • [15]PD15 (def=0x0) //
  • 0x56020868PWR_PUCRD// PWR port D pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
    • [12]PU12 (def=0x0) //
    • [13]PU13 (def=0x0) //
    • [14]PU14 (def=0x0) //
    • [15]PU15 (def=0x0) //
  • 0x5602086CPWR_PDCRD// PWR port D pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [13]PD13 (def=0x0) //
    • [14]PD14 (def=0x0) //
    • [15]PD15 (def=0x0) //
  • 0x56020870PWR_PUCRE// PWR port E pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
    • [12]PU12 (def=0x0) //
    • [13]PU13 (def=0x0) //
    • [14]PU14 (def=0x0) //
    • [15]PU15 (def=0x0) //
  • 0x56020874PWR_PDCRE// PWR port E pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [13]PD13 (def=0x0) //
    • [14]PD14 (def=0x0) //
    • [15]PD15 (def=0x0) //
  • 0x56020878PWR_PUCRF// PWR port F pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
    • [12]PU12 (def=0x0) //
    • [13]PU13 (def=0x0) //
    • [14]PU14 (def=0x0) //
    • [15]PU15 (def=0x0) //
  • 0x5602087CPWR_PDCRF// PWR port F pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [13]PD13 (def=0x0) //
    • [14]PD14 (def=0x0) //
    • [15]PD15 (def=0x0) //
  • 0x56020880PWR_PUCRG// PWR port G pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
    • [12]PU12 (def=0x0) //
    • [13]PU13 (def=0x0) //
    • [14]PU14 (def=0x0) //
    • [15]PU15 (def=0x0) //
  • 0x56020884PWR_PDCRG// PWR port G pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [13]PD13 (def=0x0) //
    • [14]PD14 (def=0x0) //
    • [15]PD15 (def=0x0) //
  • 0x56020888PWR_PUCRH// PWR port H pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
    • [12]PU12 (def=0x0) //
    • [13]PU13 (def=0x0) //
    • [14]PU14 (def=0x0) //
    • [15]PU15 (def=0x0) //
  • 0x5602088CPWR_PDCRH// PWR port H pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [13]PD13 (def=0x0) //
    • [14]PD14 (def=0x0) //
    • [15]PD15 (def=0x0) //
  • 0x56020890PWR_PUCRI// PWR port I pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
    • [12]PU12 (def=0x0) //
    • [13]PU13 (def=0x0) //
    • [14]PU14 (def=0x0) //
    • [15]PU15 (def=0x0) //
  • 0x56020894PWR_PDCRI// PWR port I pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
    • [12]PD12 (def=0x0) //
    • [13]PD13 (def=0x0) //
    • [14]PD14 (def=0x0) //
    • [15]PD15 (def=0x0) //
  • 0x56020898PWR_PUCRJ// PWR port J pull-up control register

    • [0]PU0 (def=0x0) //
    • [1]PU1 (def=0x0) //
    • [2]PU2 (def=0x0) //
    • [3]PU3 (def=0x0) //
    • [4]PU4 (def=0x0) //
    • [5]PU5 (def=0x0) //
    • [6]PU6 (def=0x0) //
    • [7]PU7 (def=0x0) //
    • [8]PU8 (def=0x0) //
    • [9]PU9 (def=0x0) //
    • [10]PU10 (def=0x0) //
    • [11]PU11 (def=0x0) //
  • 0x5602089CPWR_PDCRJ// PWR port J pull-down control register

    • [0]PD0 (def=0x0) //
    • [1]PD1 (def=0x0) //
    • [2]PD2 (def=0x0) //
    • [3]PD3 (def=0x0) //
    • [4]PD4 (def=0x0) //
    • [5]PD5 (def=0x0) //
    • [6]PD6 (def=0x0) //
    • [7]PD7 (def=0x0) //
    • [8]PD8 (def=0x0) //
    • [9]PD9 (def=0x0) //
    • [10]PD10 (def=0x0) //
    • [11]PD11 (def=0x0) //
  • 0x560208A8PWR_CR4// PWR control register 4

    • [0]SRAM1PDS4 (def=0x0) //
    • [1]SRAM1PDS5 (def=0x0) //
    • [2]SRAM1PDS6 (def=0x0) //
    • [3]SRAM1PDS7 (def=0x0) //
    • [4]SRAM1PDS8 (def=0x0) //
    • [5]SRAM1PDS9 (def=0x0) //
    • [6]SRAM1PDS10 (def=0x0) //
    • [7]SRAM1PDS11 (def=0x0) //
    • [8]SRAM1PDS12 (def=0x0) //
    • [10]SRAM3PDS9 (def=0x0) //
    • [11]SRAM3PDS10 (def=0x0) //
    • [12]SRAM3PDS11 (def=0x0) //
    • [13]SRAM3PDS12 (def=0x0) //
    • [14]SRAM3PDS13 (def=0x0) //
    • [16]SRAM5PDS1 (def=0x0) //
    • [17]SRAM5PDS2 (def=0x0) //
    • [18]SRAM5PDS3 (def=0x0) //
    • [19]SRAM5PDS4 (def=0x0) //
    • [20]SRAM5PDS5 (def=0x0) //
    • [21]SRAM5PDS6 (def=0x0) //
    • [22]SRAM5PDS7 (def=0x0) //
    • [23]SRAM5PDS8 (def=0x0) //
    • [24]SRAM5PDS9 (def=0x0) //
    • [25]SRAM5PDS10 (def=0x0) //
    • [26]SRAM5PDS11 (def=0x0) //
    • [27]SRAM5PDS12 (def=0x0) //
    • [28]SRAM5PDS13 (def=0x0) //
• 0x40026000RAMCFG// RAMCFG

  • 0x40026000M1CR// RAMCFG SRAM x control register

    • [0]ECCE (def=0x0) // ECCE
    • [4]ALE (def=0x0) // ALE
    • [8]SRAMER (def=0x0) // SRAMER
    • [16:18]WSC (def=0x0) // WSC
  • 0x40026008M1ISR// RAMCFG RAMx interrupt status register

    • [0]SEDC (def=0x0) // SEDC
    • [1]DED (def=0x0) // DED
    • [8]SRAMBUSY (def=0x0) // SRAMBUSY
  • 0x40026028RAM1ERKEYR// RAMCFG SRAM x erase key register

    • [0:7]ERASEKEY (def=0x0) // ERASEKEY
  • 0x40026040M2CR// RAMCFG SRAM x control register

    • [0]ECCE (def=0x0) // ECCE
    • [4]ALE (def=0x0) // ALE
    • [8]SRAMER (def=0x0) // SRAMER
    • [16:18]WSC (def=0x0) // WSC
  • 0x40026044M2IER// RAMCFG SRAM x interrupt enable register

    • [0]SEIE (def=0x0) // SEIE
    • [1]DEIE (def=0x0) // DEIE
    • [3]ECCNMI (def=0x0) // ECCNMI
  • 0x40026048M2ISR// RAMCFG RAMx interrupt status register

    • [0]SEDC (def=0x0) // SEDC
    • [1]DED (def=0x0) // DED
    • [8]SRAMBUSY (def=0x0) // SRAMBUSY
  • 0x4002604CM2SEAR// RAMCFG RAM x ECC single error address register

    • [0:31]ESEA (def=0x0) // ESEA
  • 0x40026050M2DEAR// RAMCFG RAM x ECC double error address register

    • [0:31]EDEA (def=0x0) // EDEA
  • 0x40026054M2ICR// RAMCFG RAM x interrupt clear register x

    • [0]CSEDC (def=0x0) // CSEDC
    • [1]CDED (def=0x0) // CDED
  • 0x40026058M2WPR1// RAMCFG SRAM2 write protection register 1

    • [0]P0WP (def=0x0) // P0WP
    • [1]P1WP (def=0x0) // P1WP
    • [2]P2WP (def=0x0) // P2WP
    • [3]P3WP (def=0x0) // P3WP
    • [4]P4WP (def=0x0) // P4WP
    • [5]P5WP (def=0x0) // P5WP
    • [6]P6WP (def=0x0) // P6WP
    • [7]P7WP (def=0x0) // P7WP
    • [8]P8WP (def=0x0) // P8WP
    • [9]P9WP (def=0x0) // P9WP
    • [10]P10WP (def=0x0) // P10WP
    • [11]P11WP (def=0x0) // P11WP
    • [12]P12WP (def=0x0) // P12WP
    • [13]P13WP (def=0x0) // P13WP
    • [14]P14WP (def=0x0) // P14WP
    • [15]P15WP (def=0x0) // P15WP
    • [16]P16WP (def=0x0) // P16WP
    • [17]P17WP (def=0x0) // P17WP
    • [18]P18WP (def=0x0) // P18WP
    • [19]P19WP (def=0x0) // P19WP
    • [20]P20WP (def=0x0) // P20WP
    • [21]P21WP (def=0x0) // P21WP
    • [22]P22WP (def=0x0) // P22WP
    • [23]P23WP (def=0x0) // P23WP
    • [24]P24WP (def=0x0) // P24WP
    • [25]P25WP (def=0x0) // P25WP
    • [26]P26WP (def=0x0) // P26WP
    • [27]P27WP (def=0x0) // P27WP
    • [28]P28WP (def=0x0) // P28WP
    • [29]P29WP (def=0x0) // P29WP
    • [30]P30WP (def=0x0) // P30WP
    • [31]P31WP (def=0x0) // P31WP
  • 0x4002605CM2WPR2// RAMCFG SRAM2 write protection register 2

    • [0]P32WP (def=0x0) // P32WP
    • [1]P33WP (def=0x0) // P33WP
    • [2]P34WP (def=0x0) // P34WP
    • [3]P35WP (def=0x0) // P35WP
    • [4]P36WP (def=0x0) // P36WP
    • [5]P37WP (def=0x0) // P37WP
    • [6]P38WP (def=0x0) // P38WP
    • [7]P39WP (def=0x0) // P39WP
    • [8]P40WP (def=0x0) // P40WP
    • [9]P41WP (def=0x0) // P41WP
    • [10]P42WP (def=0x0) // P42WP
    • [11]P43WP (def=0x0) // P43WP
    • [12]P44WP (def=0x0) // P44WP
    • [13]P45WP (def=0x0) // P45WP
    • [14]P46WP (def=0x0) // P46WP
    • [15]P47WP (def=0x0) // P47WP
    • [16]P48WP (def=0x0) // P48WP
    • [17]P49WP (def=0x0) // P49WP
    • [18]P50WP (def=0x0) // P50WP
    • [19]P51WP (def=0x0) // P51WP
    • [20]P52WP (def=0x0) // P52WP
    • [21]P53WP (def=0x0) // P53WP
    • [22]P54WP (def=0x0) // P54WP
    • [23]P55WP (def=0x0) // P55WP
    • [24]P56WP (def=0x0) // P56WP
    • [25]P57WP (def=0x0) // P57WP
    • [26]P58WP (def=0x0) // P58WP
    • [27]P59WP (def=0x0) // P59WP
    • [28]P60WP (def=0x0) // P60WP
    • [29]P61WP (def=0x0) // P61WP
    • [30]P62WP (def=0x0) // P62WP
    • [31]P63WP (def=0x0) // P63WP
  • 0x40026064M2ECCKEYR// RAMCFG SRAM x ECC key register

    • [0:7]ECCKEY (def=0x0) // ECCKEY
  • 0x40026068M2ERKEYR// RAMCFG SRAM x erase key register

    • [0:7]ERASEKEY (def=0x0) // ERASEKEY
  • 0x40026080M3CR// RAMCFG SRAM x control register

    • [0]ECCE (def=0x0) // ECCE
    • [4]ALE (def=0x0) // ALE
    • [8]SRAMER (def=0x0) // SRAMER
    • [16:18]WSC (def=0x0) // WSC
  • 0x40026084M3IER// RAMCFG SRAM x interrupt enable register

    • [0]SEIE (def=0x0) // SEIE
    • [1]DEIE (def=0x0) // DEIE
    • [3]ECCNMI (def=0x0) // ECCNMI
  • 0x40026088M3ISR// RAMCFG RAMx interrupt status register

    • [0]SEDC (def=0x0) // SEDC
    • [1]DED (def=0x0) // DED
    • [8]SRAMBUSY (def=0x0) // SRAMBUSY
  • 0x4002608CM3SEAR// RAMCFG RAM x ECC single error address register

    • [0:31]ESEA (def=0x0) // ESEA
  • 0x40026090M3DEAR// RAMCFG RAM x ECC double error address register

    • [0:31]EDEA (def=0x0) // EDEA
  • 0x40026094M3ICR// RAMCFG RAM x interrupt clear register x

    • [0]CSEDC (def=0x0) // CSEDC
    • [1]CDED (def=0x0) // CDED
  • 0x400260A4M3ECCKEYR// RAMCFG SRAM x ECC key register

    • [0:7]ECCKEY (def=0x0) // ECCKEY
  • 0x400260A8M3ERKEYR// RAMCFG SRAM x erase key register

    • [0:7]ERASEKEY (def=0x0) // ERASEKEY
  • 0x400260C0M4CR// RAMCFG SRAM x control register

    • [0]ECCE (def=0x0) // ECCE
    • [4]ALE (def=0x0) // ALE
    • [8]SRAMER (def=0x0) // SRAMER
    • [16:18]WSC (def=0x0) // WSC
  • 0x400260C8M4ISR// RAMCFG RAMx interrupt status register

    • [0]SEDC (def=0x0) // SEDC
    • [1]DED (def=0x0) // DED
    • [8]SRAMBUSY (def=0x0) // SRAMBUSY
  • 0x400260E8M4ERKEYR// RAMCFG SRAM x erase key register

    • [0:7]ERASEKEY (def=0x0) // ERASEKEY
  • 0x40026100M5CR// RAMCFG SRAM x control register

    • [0]ECCE (def=0x0) // ECCE
    • [4]ALE (def=0x0) // ALE
    • [8]SRAMER (def=0x0) // SRAMER
    • [16:18]WSC (def=0x0) // WSC
  • 0x40026104M5IER// RAMCFG SRAM x interrupt enable register

    • [0]SEIE (def=0x0) // SEIE
    • [1]DEIE (def=0x0) // DEIE
    • [3]ECCNMI (def=0x0) // ECCNMI
  • 0x40026108M5ISR// RAMCFG RAMx interrupt status register

    • [0]SEDC (def=0x0) // SEDC
    • [1]DED (def=0x0) // DED
    • [8]SRAMBUSY (def=0x0) // SRAMBUSY
  • 0x4002610CM5SEAR// RAMCFG RAM x ECC single error address register

    • [0:31]ESEA (def=0x0) // ESEA
  • 0x40026110M5DEAR// RAMCFG RAM x ECC double error address register

    • [0:31]EDEA (def=0x0) // EDEA
  • 0x40026114M5ICR// RAMCFG RAM x interrupt clear register x

    • [0]CSEDC (def=0x0) // CSEDC
    • [1]CDED (def=0x0) // CDED
  • 0x40026124M5ECCKEYR// RAMCFG RAM x interrupt clear register x

    • [0:7]ECCKEY (def=0x0) // ECCKEY
  • 0x40026128M5ERKEYR//

    • [0:7]ERASEKEY (def=0x0) // Erase write protection key The following steps are required to unlock the write protection of the S
  • 0x40026140M6CR// memory x control register

    • [0]ECCE (def=0x0) // ECCE
    • [4]ALE (def=0x0) // ALE
    • [8]SRAMER (def=0x0) // SRAMER
    • [16:18]WSC (def=0x0) // WSC
  • 0x40026148M6ISR//

    • [0]SEDC (def=0x0) // ECC single error detected and corrected Note: This bit is reserved and must be kept at reset value
    • [1]DED (def=0x0) // ECC double error detected Note: This bit is reserved and must be kept at reset value in SRAM1, SRAM
    • [8]SRAMBUSY (def=0x0) // SRAM busy with erase operation Note: Depending on the SRAM, the erase operation can be performed du
  • 0x40026168M6ERKEYR//

    • [0:7]ERASEKEY (def=0x0) // Erase write protection key The following steps are required to unlock the write protection of the S
  interrupts:
  • [5] RAMCFG // RAM configuration global interrupt
• 0x50026000SEC_RAMCFG//

  • 0x50026000M1CR// RAMCFG SRAM x control register

    • [0]ECCE (def=0x0) // ECCE
    • [4]ALE (def=0x0) // ALE
    • [8]SRAMER (def=0x0) // SRAMER
    • [16:18]WSC (def=0x0) // WSC
  • 0x50026008M1ISR// RAMCFG RAMx interrupt status register

    • [0]SEDC (def=0x0) // SEDC
    • [1]DED (def=0x0) // DED
    • [8]SRAMBUSY (def=0x0) // SRAMBUSY
  • 0x50026028RAM1ERKEYR// RAMCFG SRAM x erase key register

    • [0:7]ERASEKEY (def=0x0) // ERASEKEY
  • 0x50026040M2CR// RAMCFG SRAM x control register

    • [0]ECCE (def=0x0) // ECCE
    • [4]ALE (def=0x0) // ALE
    • [8]SRAMER (def=0x0) // SRAMER
    • [16:18]WSC (def=0x0) // WSC
  • 0x50026044M2IER// RAMCFG SRAM x interrupt enable register

    • [0]SEIE (def=0x0) // SEIE
    • [1]DEIE (def=0x0) // DEIE
    • [3]ECCNMI (def=0x0) // ECCNMI
  • 0x50026048M2ISR// RAMCFG RAMx interrupt status register

    • [0]SEDC (def=0x0) // SEDC
    • [1]DED (def=0x0) // DED
    • [8]SRAMBUSY (def=0x0) // SRAMBUSY
  • 0x5002604CM2SEAR// RAMCFG RAM x ECC single error address register

    • [0:31]ESEA (def=0x0) // ESEA
  • 0x50026050M2DEAR// RAMCFG RAM x ECC double error address register

    • [0:31]EDEA (def=0x0) // EDEA
  • 0x50026054M2ICR// RAMCFG RAM x interrupt clear register x

    • [0]CSEDC (def=0x0) // CSEDC
    • [1]CDED (def=0x0) // CDED
  • 0x50026058M2WPR1// RAMCFG SRAM2 write protection register 1

    • [0]P0WP (def=0x0) // P0WP
    • [1]P1WP (def=0x0) // P1WP
    • [2]P2WP (def=0x0) // P2WP
    • [3]P3WP (def=0x0) // P3WP
    • [4]P4WP (def=0x0) // P4WP
    • [5]P5WP (def=0x0) // P5WP
    • [6]P6WP (def=0x0) // P6WP
    • [7]P7WP (def=0x0) // P7WP
    • [8]P8WP (def=0x0) // P8WP
    • [9]P9WP (def=0x0) // P9WP
    • [10]P10WP (def=0x0) // P10WP
    • [11]P11WP (def=0x0) // P11WP
    • [12]P12WP (def=0x0) // P12WP
    • [13]P13WP (def=0x0) // P13WP
    • [14]P14WP (def=0x0) // P14WP
    • [15]P15WP (def=0x0) // P15WP
    • [16]P16WP (def=0x0) // P16WP
    • [17]P17WP (def=0x0) // P17WP
    • [18]P18WP (def=0x0) // P18WP
    • [19]P19WP (def=0x0) // P19WP
    • [20]P20WP (def=0x0) // P20WP
    • [21]P21WP (def=0x0) // P21WP
    • [22]P22WP (def=0x0) // P22WP
    • [23]P23WP (def=0x0) // P23WP
    • [24]P24WP (def=0x0) // P24WP
    • [25]P25WP (def=0x0) // P25WP
    • [26]P26WP (def=0x0) // P26WP
    • [27]P27WP (def=0x0) // P27WP
    • [28]P28WP (def=0x0) // P28WP
    • [29]P29WP (def=0x0) // P29WP
    • [30]P30WP (def=0x0) // P30WP
    • [31]P31WP (def=0x0) // P31WP
  • 0x5002605CM2WPR2// RAMCFG SRAM2 write protection register 2

    • [0]P32WP (def=0x0) // P32WP
    • [1]P33WP (def=0x0) // P33WP
    • [2]P34WP (def=0x0) // P34WP
    • [3]P35WP (def=0x0) // P35WP
    • [4]P36WP (def=0x0) // P36WP
    • [5]P37WP (def=0x0) // P37WP
    • [6]P38WP (def=0x0) // P38WP
    • [7]P39WP (def=0x0) // P39WP
    • [8]P40WP (def=0x0) // P40WP
    • [9]P41WP (def=0x0) // P41WP
    • [10]P42WP (def=0x0) // P42WP
    • [11]P43WP (def=0x0) // P43WP
    • [12]P44WP (def=0x0) // P44WP
    • [13]P45WP (def=0x0) // P45WP
    • [14]P46WP (def=0x0) // P46WP
    • [15]P47WP (def=0x0) // P47WP
    • [16]P48WP (def=0x0) // P48WP
    • [17]P49WP (def=0x0) // P49WP
    • [18]P50WP (def=0x0) // P50WP
    • [19]P51WP (def=0x0) // P51WP
    • [20]P52WP (def=0x0) // P52WP
    • [21]P53WP (def=0x0) // P53WP
    • [22]P54WP (def=0x0) // P54WP
    • [23]P55WP (def=0x0) // P55WP
    • [24]P56WP (def=0x0) // P56WP
    • [25]P57WP (def=0x0) // P57WP
    • [26]P58WP (def=0x0) // P58WP
    • [27]P59WP (def=0x0) // P59WP
    • [28]P60WP (def=0x0) // P60WP
    • [29]P61WP (def=0x0) // P61WP
    • [30]P62WP (def=0x0) // P62WP
    • [31]P63WP (def=0x0) // P63WP
  • 0x50026064M2ECCKEYR// RAMCFG SRAM x ECC key register

    • [0:7]ECCKEY (def=0x0) // ECCKEY
  • 0x50026068M2ERKEYR// RAMCFG SRAM x erase key register

    • [0:7]ERASEKEY (def=0x0) // ERASEKEY
  • 0x50026080M3CR// RAMCFG SRAM x control register

    • [0]ECCE (def=0x0) // ECCE
    • [4]ALE (def=0x0) // ALE
    • [8]SRAMER (def=0x0) // SRAMER
    • [16:18]WSC (def=0x0) // WSC
  • 0x50026084M3IER// RAMCFG SRAM x interrupt enable register

    • [0]SEIE (def=0x0) // SEIE
    • [1]DEIE (def=0x0) // DEIE
    • [3]ECCNMI (def=0x0) // ECCNMI
  • 0x50026088M3ISR// RAMCFG RAMx interrupt status register

    • [0]SEDC (def=0x0) // SEDC
    • [1]DED (def=0x0) // DED
    • [8]SRAMBUSY (def=0x0) // SRAMBUSY
  • 0x5002608CM3SEAR// RAMCFG RAM x ECC single error address register

    • [0:31]ESEA (def=0x0) // ESEA
  • 0x50026090M3DEAR// RAMCFG RAM x ECC double error address register

    • [0:31]EDEA (def=0x0) // EDEA
  • 0x50026094M3ICR// RAMCFG RAM x interrupt clear register x

    • [0]CSEDC (def=0x0) // CSEDC
    • [1]CDED (def=0x0) // CDED
  • 0x500260A4M3ECCKEYR// RAMCFG SRAM x ECC key register

    • [0:7]ECCKEY (def=0x0) // ECCKEY
  • 0x500260A8M3ERKEYR// RAMCFG SRAM x erase key register

    • [0:7]ERASEKEY (def=0x0) // ERASEKEY
  • 0x500260C0M4CR// RAMCFG SRAM x control register

    • [0]ECCE (def=0x0) // ECCE
    • [4]ALE (def=0x0) // ALE
    • [8]SRAMER (def=0x0) // SRAMER
    • [16:18]WSC (def=0x0) // WSC
  • 0x500260C8M4ISR// RAMCFG RAMx interrupt status register

    • [0]SEDC (def=0x0) // SEDC
    • [1]DED (def=0x0) // DED
    • [8]SRAMBUSY (def=0x0) // SRAMBUSY
  • 0x500260E8M4ERKEYR// RAMCFG SRAM x erase key register

    • [0:7]ERASEKEY (def=0x0) // ERASEKEY
  • 0x50026100M5CR// RAMCFG SRAM x control register

    • [0]ECCE (def=0x0) // ECCE
    • [4]ALE (def=0x0) // ALE
    • [8]SRAMER (def=0x0) // SRAMER
    • [16:18]WSC (def=0x0) // WSC
  • 0x50026104M5IER// RAMCFG SRAM x interrupt enable register

    • [0]SEIE (def=0x0) // SEIE
    • [1]DEIE (def=0x0) // DEIE
    • [3]ECCNMI (def=0x0) // ECCNMI
  • 0x50026108M5ISR// RAMCFG RAMx interrupt status register

    • [0]SEDC (def=0x0) // SEDC
    • [1]DED (def=0x0) // DED
    • [8]SRAMBUSY (def=0x0) // SRAMBUSY
  • 0x5002610CM5SEAR// RAMCFG RAM x ECC single error address register

    • [0:31]ESEA (def=0x0) // ESEA
  • 0x50026110M5DEAR// RAMCFG RAM x ECC double error address register

    • [0:31]EDEA (def=0x0) // EDEA
  • 0x50026114M5ICR// RAMCFG RAM x interrupt clear register x

    • [0]CSEDC (def=0x0) // CSEDC
    • [1]CDED (def=0x0) // CDED
  • 0x50026124M5ECCKEYR// RAMCFG RAM x interrupt clear register x

    • [0:7]ECCKEY (def=0x0) // ECCKEY
  • 0x50026128M5ERKEYR//

    • [0:7]ERASEKEY (def=0x0) // Erase write protection key The following steps are required to unlock the write protection of the S
  • 0x50026140M6CR// memory x control register

    • [0]ECCE (def=0x0) // ECCE
    • [4]ALE (def=0x0) // ALE
    • [8]SRAMER (def=0x0) // SRAMER
    • [16:18]WSC (def=0x0) // WSC
  • 0x50026148M6ISR//

    • [0]SEDC (def=0x0) // ECC single error detected and corrected Note: This bit is reserved and must be kept at reset value
    • [1]DED (def=0x0) // ECC double error detected Note: This bit is reserved and must be kept at reset value in SRAM1, SRAM
    • [8]SRAMBUSY (def=0x0) // SRAM busy with erase operation Note: Depending on the SRAM, the erase operation can be performed du
  • 0x50026168M6ERKEYR//

    • [0:7]ERASEKEY (def=0x0) // Erase write protection key The following steps are required to unlock the write protection of the S
• 0x46020C00RCC// Reset and clock control

  • 0x46020C00RCC_CR// RCC clock control register

    • [0]MSISON (def=0x1) // MSIS clock enable This bit is set and cleared by software. It is cleared by hardware to stop the MS
    • [1]MSIKERON (def=0x0) // MSI enable for some peripheral kernels This bit is set and cleared by software to force MSI ON even
    • [2]MSISRDY (def=0x1) // MSIS clock ready flag This bit is set by hardware to indicate that the MSIS oscillator is stable. I
    • [3]MSIPLLEN (def=0x0) // MSI clock PLL-mode enable This bit is set and cleared by software to enable/disable the PLL part of
    • [4]MSIKON (def=0x1) // MSIK clock enable This bit is set and cleared by software. It is cleared by hardware to stop the MS
    • [5]MSIKRDY (def=0x1) // MSIK clock ready flag This bit is set by hardware to indicate that the MSIK is stable. It is set on
    • [6]MSIPLLSEL (def=0x0) // MSI clock with PLL mode selection This bit is set and cleared by software to select which MSI outpu
    • [7]MSIPLLFAST (def=0x0) // MSI PLL mode fast startup This bit is set and reset by software to enable/disable the fast PLL mode
    • [8]HSION (def=0x0) // HSI16 clock enable This bit is set and cleared by software. It is cleared by hardware to stop the H
    • [9]HSIKERON (def=0x0) // HSI16 enable for some peripheral kernels This bit is set and cleared by software to force HSI16 ON
    • [10]HSIRDY (def=0x0) // HSI16 clock ready flag This bit is set by hardware to indicate that HSI16 oscillator is stable. It
    • [12]HSI48ON (def=0x0) // HSI48 clock enable This bit is set and cleared by software. It is cleared by hardware to stop the H
    • [13]HSI48RDY (def=0x0) // HSI48 clock ready flag This bit is set by hardware to indicate that HSI48 oscillator is stable. Iti
    • [14]SHSION (def=0x0) // SHSI clock enable This bit is set and cleared by software. It is cleared by hardware to stop the SH
    • [15]SHSIRDY (def=0x0) // SHSI clock ready flag This bit is set by hardware to indicate that the SHSI oscillator is stable. I
    • [16]HSEON (def=0x0) // HSE clock enable This bit is set and cleared by software. It is cleared by hardware to stop the HSE
    • [17]HSERDY (def=0x0) // HSE clock ready flag This bit is set by hardware to indicate that the HSE oscillator is stable. Not
    • [18]HSEBYP (def=0x0) // HSE crystal oscillator bypass This bit is set and cleared by software to bypass the oscillator with
    • [19]CSSON (def=0x0) // Clock security system enable This bit is set by software to enable the clock security system. When
    • [20]HSEEXT (def=0x0) // HSE external clock bypass mode This bit is set and reset by software to select the external clock m
    • [24]PLL1ON (def=0x0) // PLL1 enable This bit is set and cleared by software to enable the main PLL. It is cleared by hardwa
    • [25]PLL1RDY (def=0x0) // PLL1 clock ready flag This bit is set by hardware to indicate that the PLL1 is locked.
    • [26]PLL2ON (def=0x0) // PLL2 enable This bit is set and cleared by software to enable PLL2. It is cleared by hardware when
    • [27]PLL2RDY (def=0x0) // PLL2 clock ready flag This bit is set by hardware to indicate that the PLL2 is locked.
    • [28]PLL3ON (def=0x0) // PLL3 enable This bit is set and cleared by software to enable PLL3. It is cleared by hardware when
    • [29]PLL3RDY (def=0x0) // PLL3 clock ready flag This bit is set by hardware to indicate that the PLL3 is locked.
  • 0x46020C08RCC_ICSCR1// RCC internal clock sources calibration register 1

    • [0:4]MSICAL3 (def=0x0) // MSIRC3 clock calibration for MSI ranges 12 to 15 These bits are initialized at startup with the fac
    • [5:9]MSICAL2 (def=0x0) // MSIRC2 clock calibration for MSI ranges 8 to 11 These bits are initialized at startup with the fact
    • [10:14]MSICAL1 (def=0x0) // MSIRC1 clock calibration for MSI ranges 4 to 7 These bits are initialized at startup with the facto
    • [15:19]MSICAL0 (def=0x0) // MSIRC0 clock calibration for MSI ranges 0 to 3 These bits are initialized at startup with the facto
    • [22]MSIBIAS (def=0x0) // MSI bias mode selection This bit is set by software to select the MSI bias mode. By default, the MS
    • [23]MSIRGSEL (def=0x0) // MSI clock range selection This bit is set by software to select the MSIS and MSIK clocks range with
    • [24:27]MSIKRANGE (def=0x4) // MSIK clock ranges These bits are configured by software to choose the frequency range of MSIK oscil
    • [28:31]MSISRANGE (def=0x4) // MSIS clock ranges These bits are configured by software to choose the frequency range of MSIS oscil
  • 0x46020C0CRCC_ICSCR2// RCC internal clock sources calibration register 2

    • [0:4]MSITRIM3 (def=0x10) // MSI clock trimming for ranges 12 to 15 These bits provide an additional user-programmable trimming
    • [5:9]MSITRIM2 (def=0x10) // MSI clock trimming for ranges 8 to 11 These bits provide an additional user-programmable trimming v
    • [10:14]MSITRIM1 (def=0x10) // MSI clock trimming for ranges 4 to 7 These bits provide an additional user-programmable trimming va
    • [15:19]MSITRIM0 (def=0x10) // MSI clock trimming for ranges 0 to 3 These bits provide an additional user-programmable trimming va
  • 0x46020C10RCC_ICSCR3// RCC internal clock sources calibration register 3

    • [0:11]HSICAL (def=0x0) // HSI clock calibration These bits are initialized at startup with the factory-programmed HSI calibra
    • [16:20]HSITRIM (def=0x10) // HSI clock trimming These bits provide an additional user-programmable trimming value that is added
  • 0x46020C14RCC_CRRCR// RCC clock recovery RC register

    • [0:8]HSI48CAL (def=0x0) // HSI48 clock calibration These bits are initialized at startup with the factory-programmed HSI48 cal
  • 0x46020C1CRCC_CFGR1// RCC clock configuration register 1

    • [0:1]SW (def=0x0) // system clock switch This bitfield is set and cleared by software to select system clock source (SYS
    • [2:3]SWS (def=0x0) // system clock switch status This bitfield is set and cleared by hardware to indicate which clock sou
    • [4]STOPWUCK (def=0x0) // wake-up from Stop and CSS backup clock selection This bit is set and cleared by software to select
    • [5]STOPKERWUCK (def=0x0) // wake-up from Stop kernel clock automatic enable selection This bit is set and cleared by software t
    • [24:27]MCOSEL (def=0x0) // microcontroller clock output This bitfield is set and cleared by software. Others: reserved Note: T
    • [28:30]MCOPRE (def=0x0) // microcontroller clock output prescaler This bitfield is set and cleared by software. It is highly r
  • 0x46020C20RCC_CFGR2// RCC clock configuration register 2

    • [0:3]HPRE (def=0x0) // AHB prescaler This bitfiled is set and cleared by software to control the division factor of the AH
    • [4:6]PPRE1 (def=0x0) // APB1 prescaler This bitfiled is set and cleared by software to control the division factor of APB1
    • [8:10]PPRE2 (def=0x0) // APB2 prescaler This bitfiled is set and cleared by software to control the division factor of APB2
    • [12:14]DPRE (def=0x6) // DSI PHY prescaler This bitfiled is set and cleared by software to control the division factor of DS
    • [16]AHB1DIS (def=0x0) // AHB1 clock disable This bit can be set in order to further reduce power consumption, when none of t
    • [17]AHB2DIS1 (def=0x0) // AHB2_1 clock disable This bit can be set in order to further reduce power consumption, when none of
    • [18]AHB2DIS2 (def=0x0) // AHB2_2 clock disable This bit can be set in order to further reduce power consumption, when none of
    • [19]APB1DIS (def=0x0) // APB1 clock disable This bit can be set in order to further reduce power consumption, when none of t
    • [20]APB2DIS (def=0x0) // APB2 clock disable This bit can be set in order to further reduce power consumption, when none of t
  • 0x46020C24RCC_CFGR3// RCC clock configuration register 3

    • [4:6]PPRE3 (def=0x0) // APB3 prescaler This bitfield is set and cleared by software to control the division factor of the A
    • [16]AHB3DIS (def=0x0) // AHB3 clock disable This bit can be set in order to further reduce power consumption, when none of t
    • [17]APB3DIS (def=0x0) // APB3 clock disable This bit can be set in order to further reduce power consumption, when none of t
  • 0x46020C28RCC_PLL1CFGR// RCC PLL1 configuration register

    • [0:1]PLL1SRC (def=0x0) // PLL1 entry clock source This bitfield is set and cleared by software to select PLL1 clock source. I
    • [2:3]PLL1RGE (def=0x0) // PLL1 input frequency range This bit is set and reset by software to select the proper reference fre
    • [4]PLL1FRACEN (def=0x0) // PLL1 fractional latch enable This bit is set and reset by software to latch the content of PLL1FRAC
    • [8:11]PLL1M (def=0x0) // Prescaler for PLL1 This bitfield is set and cleared by software to configure the prescaler of the P
    • [12:15]PLL1MBOOST (def=0x0) // Prescaler for EPOD booster input clock This bitfield is set and cleared by software to configure th
    • [16]PLL1PEN (def=0x0) // PLL1 DIVP divider output enable This bit is set and reset by software to enable the pll1_p_ck outpu
    • [17]PLL1QEN (def=0x0) // PLL1 DIVQ divider output enable This bit is set and reset by software to enable the pll1_q_ck outpu
    • [18]PLL1REN (def=0x0) // PLL1 DIVR divider output enable This bit is set and reset by software to enable the pll1_r_ck outpu
  • 0x46020C2CRCC_PLL2CFGR// RCC PLL2 configuration register

    • [0:1]PLL2SRC (def=0x0) // PLL2 entry clock source This bitfield is set and cleared by software to select PLL2 clock source. I
    • [2:3]PLL2RGE (def=0x0) // PLL2 input frequency range This bitfield is set and reset by software to select the proper referenc
    • [4]PLL2FRACEN (def=0x0) // PLL2 fractional latch enable This bit is set and reset by software to latch the content of PLL2FRAC
    • [8:11]PLL2M (def=0x0) // Prescaler for PLL2 This bitfield is set and cleared by software to configure the prescaler of the P
    • [16]PLL2PEN (def=0x0) // PLL2 DIVP divider output enable This bit is set and reset by software to enable the pll2_p_ck outpu
    • [17]PLL2QEN (def=0x0) // PLL2 DIVQ divider output enable This bit is set and reset by software to enable the pll2_q_ck outpu
    • [18]PLL2REN (def=0x0) // PLL2 DIVR divider output enable This bit is set and reset by software to enable the pll2_r_ck outpu
  • 0x46020C30RCC_PLL3CFGR// RCC PLL3 configuration register

    • [0:1]PLL3SRC (def=0x0) // PLL3 entry clock source This bitfield is set and cleared by software to select PLL3 clock source. I
    • [2:3]PLL3RGE (def=0x0) // PLL3 input frequency range This bit is set and reset by software to select the proper reference fre
    • [4]PLL3FRACEN (def=0x0) // PLL3 fractional latch enable This bit is set and reset by software to latch the content of PLL3FRAC
    • [8:11]PLL3M (def=0x0) // Prescaler for PLL3 This bitfield is set and cleared by software to configure the prescaler of the P
    • [16]PLL3PEN (def=0x0) // PLL3 DIVP divider output enable This bit is set and reset by software to enable the pll3_p_ck outpu
    • [17]PLL3QEN (def=0x0) // PLL3 DIVQ divider output enable This bit is set and reset by software to enable the pll3_q_ck outpu
    • [18]PLL3REN (def=0x0) // PLL3 DIVR divider output enable This bit is set and reset by software to enable the pll3_r_ck outpu
  • 0x46020C34RCC_PLL1DIVR// RCC PLL1 dividers register

    • [0:8]PLL1N (def=0x80) // Multiplication factor for PLL1 VCO This bitfield is set and reset by software to control the multip
    • [9:15]PLL1P (def=0x1) // PLL1 DIVP division factor This bitfield is set and reset by software to control the frequency of th
    • [16:22]PLL1Q (def=0x1) // PLL1 DIVQ division factor This bitfield is set and reset by software to control the frequency of th
    • [24:30]PLL1R (def=0x1) // PLL1 DIVR division factor This bitfield is set and reset by software to control frequency of the pl
  • 0x46020C38RCC_PLL1FRACR// RCC PLL1 fractional divider register

    • [3:15]PLL1FRACN (def=0x0) // Fractional part of the multiplication factor for PLL1 VCO This bitfield is set and reset by softwar
  • 0x46020C3CRCC_PLL2DIVR// RCC PLL2 dividers configuration register

    • [0:8]PLL2N (def=0x80) // Multiplication factor for PLL2 VCO This bitfield is set and reset by software to control the multip
    • [9:15]PLL2P (def=0x1) // PLL2 DIVP division factor This bitfield is set and reset by software to control the frequency of th
    • [16:22]PLL2Q (def=0x1) // PLL2 DIVQ division factor This bitfield is set and reset by software to control the frequency of th
    • [24:30]PLL2R (def=0x1) // PLL2 DIVR division factor This bitfield is set and reset by software to control the frequency of th
  • 0x46020C40RCC_PLL2FRACR// RCC PLL2 fractional divider register

    • [3:15]PLL2FRACN (def=0x0) // Fractional part of the multiplication factor for PLL2 VCO This bitfield is set and reset by softwar
  • 0x46020C44RCC_PLL3DIVR// RCC PLL3 dividers configuration register

    • [0:8]PLL3N (def=0x80) // Multiplication factor for PLL3 VCO This bitfield is set and reset by software to control the multip
    • [9:15]PLL3P (def=0x1) // PLL3 DIVP division factor This bitfield is set and reset by software to control the frequency of th
    • [16:22]PLL3Q (def=0x1) // PLL3 DIVQ division factor This bitfield is set and reset by software to control the frequency of th
    • [24:30]PLL3R (def=0x1) // PLL3 DIVR division factor This bitfield is set and reset by software to control the frequency of th
  • 0x46020C48RCC_PLL3FRACR// RCC PLL3 fractional divider register

    • [3:15]PLL3FRACN (def=0x0) // Fractional part of the multiplication factor for PLL3 VCO This bitfield is set and reset by softwar
  • 0x46020C50RCC_CIER// RCC clock interrupt enable register

    • [0]LSIRDYIE (def=0x0) // LSI ready interrupt enable This bit is set and cleared by software to enable/disable interrupt caus
    • [1]LSERDYIE (def=0x0) // LSE ready interrupt enable This bit is set and cleared by software to enable/disable interrupt caus
    • [2]MSISRDYIE (def=0x0) // MSIS ready interrupt enable This bit is set and cleared by software to enable/disable interrupt cau
    • [3]HSIRDYIE (def=0x0) // HSI16 ready interrupt enable This bit is set and cleared by software to enable/disable interrupt ca
    • [4]HSERDYIE (def=0x0) // HSE ready interrupt enable This bit is set and cleared by software to enable/disable interrupt caus
    • [5]HSI48RDYIE (def=0x0) // HSI48 ready interrupt enable This bit is set and cleared by software to enable/disable interrupt ca
    • [6]PLL1RDYIE (def=0x0) // PLL ready interrupt enable This bit is set and cleared by software to enable/disable interrupt caus
    • [7]PLL2RDYIE (def=0x0) // PLL2 ready interrupt enable This bit is set and cleared by software to enable/disable interrupt cau
    • [8]PLL3RDYIE (def=0x0) // PLL3 ready interrupt enable This bit is set and cleared by software to enable/disable interrupt cau
    • [11]MSIKRDYIE (def=0x0) // MSIK ready interrupt enable This bit is set and cleared by software to enable/disable interrupt cau
    • [12]SHSIRDYIE (def=0x0) // SHSI ready interrupt enable This bit is set and cleared by software to enable/disable interrupt cau
  • 0x46020C54RCC_CIFR// RCC clock interrupt flag register

    • [0]LSIRDYF (def=0x0) // LSI ready interrupt flag This bit is set by hardware when the LSI clock becomes stable and LSIRDYIE
    • [1]LSERDYF (def=0x0) // LSE ready interrupt flag This bit is set by hardware when the LSE clock becomes stable and LSERDYIE
    • [2]MSISRDYF (def=0x0) // MSIS ready interrupt flag This bit is set by hardware when the MSIS clock becomes stable and MSISRD
    • [3]HSIRDYF (def=0x0) // HSI16 ready interrupt flag This bit is set by hardware when the HSI16 clock becomes stable and HSIR
    • [4]HSERDYF (def=0x0) // HSE ready interrupt flag This bit is set by hardware when the HSE clock becomes stable and HSERDYIE
    • [5]HSI48RDYF (def=0x0) // HSI48 ready interrupt flag This bit is set by hardware when the HSI48 clock becomes stable and HSI4
    • [6]PLL1RDYF (def=0x0) // PLL1 ready interrupt flag This bit is set by hardware when the PLL1 locks and PLL1RDYIE is set. It
    • [7]PLL2RDYF (def=0x0) // PLL2 ready interrupt flag This bit is set by hardware when the PLL2 locks and PLL2RDYIE is set. It
    • [8]PLL3RDYF (def=0x0) // PLL3 ready interrupt flag This bit is set by hardware when the PLL3 locks and PLL3RDYIE is set. It
    • [10]CSSF (def=0x0) // Clock security system interrupt flag This bit is set by hardware when a failure is detected in the
    • [11]MSIKRDYF (def=0x0) // MSIK ready interrupt flag This bit is set by hardware when the MSIK clock becomes stable and MSIKRD
    • [12]SHSIRDYF (def=0x0) // SHSI ready interrupt flag This bit is set by hardware when the SHSI clock becomes stable and SHSIRD
  • 0x46020C58RCC_CICR// RCC clock interrupt clear register

    • [0]LSIRDYC (def=0x0) // LSI ready interrupt clear Writing this bit to 1 clears the LSIRDYF flag. Writing 0 has no effect.
    • [1]LSERDYC (def=0x0) // LSE ready interrupt clear Writing this bit to 1 clears the LSERDYF flag. Writing 0 has no effect.
    • [2]MSISRDYC (def=0x0) // MSIS ready interrupt clear Writing this bit to 1 clears the MSISRDYF flag. Writing 0 has no effect.
    • [3]HSIRDYC (def=0x0) // HSI16 ready interrupt clear Writing this bit to 1 clears the HSIRDYF flag. Writing 0 has no effect.
    • [4]HSERDYC (def=0x0) // HSE ready interrupt clear Writing this bit to 1 clears the HSERDYF flag. Writing 0 has no effect.
    • [5]HSI48RDYC (def=0x0) // HSI48 ready interrupt clear Writing this bit to 1 clears the HSI48RDYF flag. Writing 0 has no effec
    • [6]PLL1RDYC (def=0x0) // PLL1 ready interrupt clear Writing this bit to 1 clears the PLL1RDYF flag. Writing 0 has no effect.
    • [7]PLL2RDYC (def=0x0) // PLL2 ready interrupt clear Writing this bit to 1 clears the PLL2RDYF flag. Writing 0 has no effect.
    • [8]PLL3RDYC (def=0x0) // PLL3 ready interrupt clear Writing this bit to 1 clears the PLL3RDYF flag. Writing 0 has no effect.
    • [10]CSSC (def=0x0) // Clock security system interrupt clear Writing this bit to 1 clears the CSSF flag. Writing 0 has no
    • [11]MSIKRDYC (def=0x0) // MSIK oscillator ready interrupt clear Writing this bit to 1 clears the MSIKRDYF flag. Writing 0 has
    • [12]SHSIRDYC (def=0x0) // SHSI oscillator ready interrupt clear Writing this bit to 1 clears the SHSIRDYF flag. Writing 0 has
  • 0x46020C60RCC_AHB1RSTR// RCC AHB1 peripheral reset register

    • [0]GPDMA1RST (def=0x0) // GPDMA1 reset This bit is set and cleared by software.
    • [1]CORDICRST (def=0x0) // CORDIC reset This bit is set and cleared by software.
    • [2]FMACRST (def=0x0) // FMAC reset This bit is set and cleared by software.
    • [3]MDF1RST (def=0x0) // MDF1 reset This bit is set and cleared by software.
    • [12]CRCRST (def=0x0) // CRC reset This bit is set and cleared by software.
    • [15]JPEGRST (def=0x0) // JPEG reset This bit is set and cleared by software. Note: This bit is only available on some device
    • [16]TSCRST (def=0x0) // TSC reset This bit is set and cleared by software.
    • [17]RAMCFGRST (def=0x0) // RAMCFG reset This bit is set and cleared by software.
    • [18]DMA2DRST (def=0x0) // DMA2D reset This bit is set and cleared by software. Note: This bit is only available on some devic
    • [19]GFXMMURST (def=0x0) // GFXMMU reset This bit is set and cleared by software. Note: This bit is only available on some devi
    • [20]GPU2DRST (def=0x0) // GPU2D reset This bit is set and cleared by software. Note: This bit is only available on some devic
  • 0x46020C64RCC_AHB2RSTR1// RCC AHB2 peripheral reset register 1

    • [0]GPIOARST (def=0x0) // I/O port A reset This bit is set and cleared by software.
    • [1]GPIOBRST (def=0x0) // I/O port B reset This bit is set and cleared by software.
    • [2]GPIOCRST (def=0x0) // I/O port C reset This bit is set and cleared by software.
    • [3]GPIODRST (def=0x0) // I/O port D reset This bit is set and cleared by software.
    • [4]GPIOERST (def=0x0) // I/O port E reset This bit is set and cleared by software.
    • [5]GPIOFRST (def=0x0) // I/O port F reset This bit is set and cleared by software. This bit is only available on some device
    • [6]GPIOGRST (def=0x0) // I/O port G reset This bit is set and cleared by software.
    • [7]GPIOHRST (def=0x0) // I/O port H reset This bit is set and cleared by software.
    • [8]GPIOIRST (def=0x0) // I/O port I reset This bit is set and cleared by software. Note: This bit is only available on some
    • [9]GPIOJRST (def=0x0) // I/O port J reset This bit is set and cleared by software. Note: This bit is only available on some
    • [10]ADC12RST (def=0x0) // ADC1 and ADC2 reset This bit is set and cleared by software. Note: This bit impacts ADC1 in STM32U5
    • [12]DCMI_PSSIRST (def=0x0) // DCMI and PSSI reset This bit is set and cleared by software.
    • [14]OTGRST (def=0x0) // OTG_FS or OTG_HS reset This bit is set and cleared by software. Note: This bit is only available on
    • [16]AESRST (def=0x0) // AES hardware accelerator reset This bit is set and cleared by software. Note: This bit is only avai
    • [17]HASHRST (def=0x0) // HASH reset This bit is set and cleared by software.
    • [18]RNGRST (def=0x0) // RNG reset This bit is set and cleared by software.
    • [19]PKARST (def=0x0) // PKA reset This bit is set and cleared by software. Note: This bit is only available on some devices
    • [20]SAESRST (def=0x0) // SAES hardware accelerator reset This bit is set and cleared by software. Note: This bit is only ava
    • [21]OCTOSPIMRST (def=0x0) // OCTOSPIM reset This bit is set and cleared by software. Note: This bit is only available on some de
    • [23]OTFDEC1RST (def=0x0) // OTFDEC1 reset This bit is set and cleared by software. Note: This bit is only available on some dev
    • [24]OTFDEC2RST (def=0x0) // OTFDEC2 reset This bit is set and cleared by software. Note: This bit is only available on some dev
    • [27]SDMMC1RST (def=0x0) // SDMMC1 reset This bit is set and cleared by software.
    • [28]SDMMC2RST (def=0x0) // SDMMC2 reset This bit is set and cleared by software. Note: This bit is only available on some devi
  • 0x46020C68RCC_AHB2RSTR2// RCC AHB2 peripheral reset register 2

    • [0]FSMCRST (def=0x0) // Flexible memory controller reset This bit is set and cleared by software. Note: This bit is only av
    • [4]OCTOSPI1RST (def=0x0) // OCTOSPI1 reset This bit is set and cleared by software.
    • [8]OCTOSPI2RST (def=0x0) // OCTOSPI2 reset This bit is set and cleared by software. Note: This bit is only available on some de
    • [12]HSPI1RST (def=0x0) // HSPI1 reset This bit is set and cleared by software. Note: This bit is only available on some devic
  • 0x46020C6CRCC_AHB3RSTR// RCC AHB3 peripheral reset register

    • [0]LPGPIO1RST (def=0x0) // LPGPIO1 reset This bit is set and cleared by software.
    • [5]ADC4RST (def=0x0) // ADC4 reset This bit is set and cleared by software.
    • [6]DAC1RST (def=0x0) // DAC1 reset This bit is set and cleared by software.
    • [9]LPDMA1RST (def=0x0) // LPDMA1 reset This bit is set and cleared by software.
    • [10]ADF1RST (def=0x0) // ADF1 reset This bit is set and cleared by software.
  • 0x46020C74RCC_APB1RSTR1// RCC APB1 peripheral reset register 1

    • [0]TIM2RST (def=0x0) // TIM2 reset This bit is set and cleared by software.
    • [1]TIM3RST (def=0x0) // TIM3 reset This bit is set and cleared by software.
    • [2]TIM4RST (def=0x0) // TIM4 reset This bit is set and cleared by software.
    • [3]TIM5RST (def=0x0) // TIM5 reset This bit is set and cleared by software.
    • [4]TIM6RST (def=0x0) // TIM6 reset This bit is set and cleared by software.
    • [5]TIM7RST (def=0x0) // TIM7 reset This bit is set and cleared by software.
    • [14]SPI2RST (def=0x0) // SPI2 reset This bit is set and cleared by software.
    • [17]USART2RST (def=0x0) // USART2 reset This bit is set and cleared by software. Note: This bit is only available on some devi
    • [18]USART3RST (def=0x0) // USART3 reset This bit is set and cleared by software.
    • [19]UART4RST (def=0x0) // UART4 reset This bit is set and cleared by software.
    • [20]UART5RST (def=0x0) // UART5 reset This bit is set and cleared by software.
    • [21]I2C1RST (def=0x0) // I2C1 reset This bit is set and cleared by software.
    • [22]I2C2RST (def=0x0) // I2C2 reset This bit is set and cleared by software.
    • [24]CRSRST (def=0x0) // CRS reset This bit is set and cleared by software.
    • [25]USART6RST (def=0x0) // USART6 reset This bit is set and cleared by software. Note: This bit is only available on some devi
  • 0x46020C78RCC_APB1RSTR2// RCC APB1 peripheral reset register 2

    • [1]I2C4RST (def=0x0) // I2C4 reset This bit is set and cleared by software
    • [5]LPTIM2RST (def=0x0) // LPTIM2 reset This bit is set and cleared by software.
    • [6]I2C5RST (def=0x0) // I2C5 reset This bit is set and cleared by software Note: This bit is only available on some devices
    • [7]I2C6RST (def=0x0) // I2C6 reset This bit is set and cleared by software Note: This bit is only available on some devices
    • [9]FDCAN1RST (def=0x0) // FDCAN1 reset This bit is set and cleared by software.
    • [23]UCPD1RST (def=0x0) // UCPD1 reset This bit is set and cleared by software. Note: This bit is only available on some devic
  • 0x46020C7CRCC_APB2RSTR// RCC APB2 peripheral reset register

    • [11]TIM1RST (def=0x0) // TIM1 reset This bit is set and cleared by software.
    • [12]SPI1RST (def=0x0) // SPI1 reset This bit is set and cleared by software.
    • [13]TIM8RST (def=0x0) // TIM8 reset This bit is set and cleared by software.
    • [14]USART1RST (def=0x0) // USART1 reset This bit is set and cleared by software.
    • [16]TIM15RST (def=0x0) // TIM15 reset This bit is set and cleared by software.
    • [17]TIM16RST (def=0x0) // TIM16 reset This bit is set and cleared by software.
    • [18]TIM17RST (def=0x0) // TIM17 reset This bit is set and cleared by software.
    • [21]SAI1RST (def=0x0) // SAI1 reset This bit is set and cleared by software.
    • [22]SAI2RST (def=0x0) // SAI2 reset This bit is set and cleared by software. Note: This bit is only available on some device
    • [24]USBRST (def=0x0) // USB reset This bit is set and cleared by software. Note: This bit is only available on some devices
    • [25]GFXTIMRST (def=0x0) // GFXTIM reset This bit is set and cleared by software. Note: .This bit is only available on some dev
    • [26]LTDCRST (def=0x0) // LTDC reset This bit is set and cleared by software. Note: This bit is only available on some device
    • [27]DSIRST (def=0x0) // DSI reset This bit is set and cleared by software. Note: This bit is only available on some devices
  • 0x46020C80RCC_APB3RSTR// RCC APB3 peripheral reset register

    • [1]SYSCFGRST (def=0x0) // SYSCFG reset This bit is set and cleared by software.
    • [5]SPI3RST (def=0x0) // SPI3 reset This bit is set and cleared by software.
    • [6]LPUART1RST (def=0x0) // LPUART1 reset This bit is set and cleared by software.
    • [7]I2C3RST (def=0x0) // I2C3 reset This bit is set and cleared by software.
    • [11]LPTIM1RST (def=0x0) // LPTIM1 reset This bit is set and cleared by software.
    • [12]LPTIM3RST (def=0x0) // LPTIM3 reset This bit is set and cleared by software.
    • [13]LPTIM4RST (def=0x0) // LPTIM4 reset This bit is set and cleared by software.
    • [14]OPAMPRST (def=0x0) // OPAMP reset This bit is set and cleared by software.
    • [15]COMPRST (def=0x0) // COMP reset This bit is set and cleared by software.
    • [20]VREFRST (def=0x0) // VREFBUF reset This bit is set and cleared by software.
  • 0x46020C88RCC_AHB1ENR// RCC AHB1 peripheral clock enable register

    • [0]GPDMA1EN (def=0x0) // GPDMA1 clock enable This bit is set and cleared by software.
    • [1]CORDICEN (def=0x0) // CORDIC clock enable This bit is set and cleared by software.
    • [2]FMACEN (def=0x0) // FMAC clock enable This bit is set and reset by software.
    • [3]MDF1EN (def=0x0) // MDF1 clock enable This bit is set and reset by software.
    • [8]FLASHEN (def=0x1) // FLASH clock enable This bit is set and cleared by software. This bit can be disabled only when the
    • [12]CRCEN (def=0x0) // CRC clock enable This bit is set and cleared by software.
    • [15]JPEGEN (def=0x0) // JPEG clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [16]TSCEN (def=0x0) // Touch sensing controller clock enable This bit is set and cleared by software.
    • [17]RAMCFGEN (def=0x0) // RAMCFG clock enable This bit is set and cleared by software.
    • [18]DMA2DEN (def=0x0) // DMA2D clock enable This bit is set and cleared by software. Note: This bit is only available on som
    • [19]GFXMMUEN (def=0x0) // GFXMMU clock enable This bit is set and cleared by software. Note: This bit is only available on so
    • [20]GPU2DEN (def=0x0) // GPU2D clock enable This bit is set and cleared by software. Note: This bit is only available on som
    • [21]DCACHE2EN (def=0x1) // DCACHE2 clock enable This bit is set and reset by software. Note: DCACHE2 clock must be enabled to
    • [24]GTZC1EN (def=0x0) // GTZC1 clock enable This bit is set and reset by software.
    • [28]BKPSRAMEN (def=0x1) // BKPSRAM clock enable This bit is set and reset by software.
    • [30]DCACHE1EN (def=0x1) // DCACHE1 clock enable This bit is set and reset by software. Note: DCACHE1 clock must be enabled whe
    • [31]SRAM1EN (def=0x1) // SRAM1 clock enable This bit is set and reset by software.
  • 0x46020C8CRCC_AHB2ENR1// RCC AHB2 peripheral clock enable register 1

    • [0]GPIOAEN (def=0x0) // I/O port A clock enable This bit is set and cleared by software.
    • [1]GPIOBEN (def=0x0) // I/O port B clock enable This bit is set and cleared by software.
    • [2]GPIOCEN (def=0x0) // I/O port C clock enable This bit is set and cleared by software.
    • [3]GPIODEN (def=0x0) // I/O port D clock enable This bit is set and cleared by software.
    • [4]GPIOEEN (def=0x0) // I/O port E clock enable This bit is set and cleared by software.
    • [5]GPIOFEN (def=0x0) // I/O port F clock enable This bit is set and cleared by software. Note: This bit is only available o
    • [6]GPIOGEN (def=0x0) // I/O port G clock enable This bit is set and cleared by software.
    • [7]GPIOHEN (def=0x0) // I/O port H clock enable This bit is set and cleared by software.
    • [8]GPIOIEN (def=0x0) // I/O port I clock enable This bit is set and cleared by software. Note: This bit is only available o
    • [9]GPIOJEN (def=0x0) // I/O port J clock enable This bit is set and cleared by software. Note: This bit is only available o
    • [10]ADC12EN (def=0x0) // ADC1 and ADC2 clock enable This bit is set and cleared by software. Note: This bit impacts ADC1 in
    • [12]DCMI_PSSIEN (def=0x0) // DCMI and PSSI clock enable This bit is set and cleared by software.
    • [14]OTGEN (def=0x0) // OTG_FS or OTG_HS clock enable This bit is set and cleared by software. Note: This bit is only avail
    • [15]OTGHSPHYEN (def=0x0) // OTG_HS PHY clock enable This bit is set and cleared by software. Note: This bit is only available o
    • [16]AESEN (def=0x0) // AES clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [17]HASHEN (def=0x0) // HASH clock enable This bit is set and cleared by software
    • [18]RNGEN (def=0x0) // RNG clock enable This bit is set and cleared by software.
    • [19]PKAEN (def=0x0) // PKA clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [20]SAESEN (def=0x0) // SAES clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [21]OCTOSPIMEN (def=0x0) // OCTOSPIM clock enable This bit is set and cleared by software. Note: This bit is only available on
    • [23]OTFDEC1EN (def=0x0) // OTFDEC1 clock enable This bit is set and cleared by software. Note: This bit is only available on s
    • [24]OTFDEC2EN (def=0x0) // OTFDEC2 clock enable This bit is set and cleared by software. Note: This bit is only available on s
    • [27]SDMMC1EN (def=0x0) // SDMMC1 clock enable This bit is set and cleared by software.
    • [28]SDMMC2EN (def=0x0) // SDMMC2 clock enable This bit is set and cleared by software. Note: This bit is only available on so
    • [30]SRAM2EN (def=0x1) // SRAM2 clock enable This bit is set and reset by software.
    • [31]SRAM3EN (def=0x1) // SRAM3 clock enable This bit is set and reset by software. Note: This bit is only available on some
  • 0x46020C90RCC_AHB2ENR2// RCC AHB2 peripheral clock enable register 2

    • [0]FSMCEN (def=0x0) // FSMC clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [4]OCTOSPI1EN (def=0x0) // OCTOSPI1 clock enable This bit is set and cleared by software.
    • [8]OCTOSPI2EN (def=0x0) // OCTOSPI2 clock enable This bit is set and cleared by software. Note: This bit is only available on
    • [12]HSPI1EN (def=0x0) // HSPI1 clock enable This bit is set and cleared by software. Note: This bit is only available on som
    • [30]SRAM6EN (def=0x0) // SRAM6 clock enable This bit is set and reset by software. Note: This bit is only available on some
    • [31]SRAM5EN (def=0x1) // SRAM5 clock enable This bit is set and reset by software. Note: This bit is only available on some
  • 0x46020C94RCC_AHB3ENR// RCC AHB3 peripheral clock enable register

    • [0]LPGPIO1EN (def=0x0) // LPGPIO1 enable This bit is set and cleared by software.
    • [2]PWREN (def=0x0) // PWR clock enable This bit is set and cleared by software.
    • [5]ADC4EN (def=0x0) // ADC4 clock enable This bit is set and cleared by software.
    • [6]DAC1EN (def=0x0) // DAC1 clock enable This bit is set and cleared by software.
    • [9]LPDMA1EN (def=0x0) // LPDMA1 clock enable This bit is set and cleared by software.
    • [10]ADF1EN (def=0x0) // ADF1 clock enable This bit is set and cleared by software.
    • [12]GTZC2EN (def=0x0) // GTZC2 clock enable This bit is set and cleared by software.
    • [31]SRAM4EN (def=0x1) // SRAM4 clock enable This bit is set and reset by software.
  • 0x46020C9CRCC_APB1ENR1// RCC APB1 peripheral clock enable register 1

    • [0]TIM2EN (def=0x0) // TIM2 clock enable This bit is set and cleared by software.
    • [1]TIM3EN (def=0x0) // TIM3 clock enable This bit is set and cleared by software.
    • [2]TIM4EN (def=0x0) // TIM4 clock enable This bit is set and cleared by software.
    • [3]TIM5EN (def=0x0) // TIM5 clock enable This bit is set and cleared by software.
    • [4]TIM6EN (def=0x0) // TIM6 clock enable This bit is set and cleared by software.
    • [5]TIM7EN (def=0x0) // TIM7 clock enable This bit is set and cleared by software.
    • [11]WWDGEN (def=0x0) // WWDG clock enable This bit is set by software to enable the window watchdog clock. It is reset by h
    • [14]SPI2EN (def=0x0) // SPI2 clock enable This bit is set and cleared by software.
    • [17]USART2EN (def=0x0) // USART2 clock enable This bit is set and cleared by software. Note: This bit is only available on so
    • [18]USART3EN (def=0x0) // USART3 clock enable This bit is set and cleared by software.
    • [19]UART4EN (def=0x0) // UART4 clock enable This bit is set and cleared by software.
    • [20]UART5EN (def=0x0) // UART5 clock enable This bit is set and cleared by software.
    • [21]I2C1EN (def=0x0) // I2C1 clock enable This bit is set and cleared by software.
    • [22]I2C2EN (def=0x0) // I2C2 clock enable This bit is set and cleared by software.
    • [24]CRSEN (def=0x0) // CRS clock enable This bit is set and cleared by software.
    • [25]USART6EN (def=0x0) // USART6 clock enable This bit is set and cleared by software. Note: This bit is only available on so
  • 0x46020CA0RCC_APB1ENR2// RCC APB1 peripheral clock enable register 2

    • [1]I2C4EN (def=0x0) // I2C4 clock enable This bit is set and cleared by software
    • [5]LPTIM2EN (def=0x0) // LPTIM2 clock enable This bit is set and cleared by software.
    • [6]I2C5EN (def=0x0) // I2C5 clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [7]I2C6EN (def=0x0) // I2C6 clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [9]FDCAN1EN (def=0x0) // FDCAN1 clock enable This bit is set and cleared by software.
    • [23]UCPD1EN (def=0x0) // UCPD1 clock enable This bit is set and cleared by software. Note: This bit is only available on som
  • 0x46020CA4RCC_APB2ENR// RCC APB2 peripheral clock enable register

    • [11]TIM1EN (def=0x0) // TIM1 clock enable This bit is set and cleared by software.
    • [12]SPI1EN (def=0x0) // SPI1 clock enable This bit is set and cleared by software.
    • [13]TIM8EN (def=0x0) // TIM8 clock enable This bit is set and cleared by software.
    • [14]USART1EN (def=0x0) // USART1clock enable This bit is set and cleared by software.
    • [16]TIM15EN (def=0x0) // TIM15 clock enable This bit is set and cleared by software.
    • [17]TIM16EN (def=0x0) // TIM16 clock enable This bit is set and cleared by software.
    • [18]TIM17EN (def=0x0) // TIM17 clock enable This bit is set and cleared by software.
    • [21]SAI1EN (def=0x0) // SAI1 clock enable This bit is set and cleared by software.
    • [22]SAI2EN (def=0x0) // SAI2 clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [24]USBEN (def=0x0) // USB clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [25]GFXTIMEN (def=0x0) // GFXTIM clock enable This bit is set and cleared by software. Note: This bit is only available on so
    • [26]LTDCEN (def=0x0) // LTDC clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [27]DSIEN (def=0x0) // DSI clock enable This bit is set and cleared by software. Note: This bit is only available on some
  • 0x46020CA8RCC_APB3ENR// RCC APB3 peripheral clock enable register

    • [1]SYSCFGEN (def=0x0) // SYSCFG clock enable This bit is set and cleared by software.
    • [5]SPI3EN (def=0x0) // SPI3 clock enable This bit is set and cleared by software.
    • [6]LPUART1EN (def=0x0) // LPUART1 clock enable This bit is set and cleared by software.
    • [7]I2C3EN (def=0x0) // I2C3 clock enable This bit is set and cleared by software.
    • [11]LPTIM1EN (def=0x0) // LPTIM1 clock enable This bit is set and cleared by software.
    • [12]LPTIM3EN (def=0x0) // LPTIM3 clock enable This bit is set and cleared by software.
    • [13]LPTIM4EN (def=0x0) // LPTIM4 clock enable This bit is set and cleared by software.
    • [14]OPAMPEN (def=0x0) // OPAMP clock enable This bit is set and cleared by software.
    • [15]COMPEN (def=0x0) // COMP clock enable This bit is set and cleared by software.
    • [20]VREFEN (def=0x0) // VREFBUF clock enable This bit is set and cleared by software.
    • [21]RTCAPBEN (def=0x0) // RTC and TAMP APB clock enable This bit is set and cleared by software.
  • 0x46020CB0RCC_AHB1SMENR// RCC AHB1 peripheral clock enable in Sleep and Stop modes register

    • [0]GPDMA1SMEN (def=0x1) // GPDMA1 clocks enable during Sleep and Stop modes This bit is set and cleared by software. Note: Thi
    • [1]CORDICSMEN (def=0x1) // CORDIC clocks enable during Sleep and Stop modes This bit is set and cleared by software during Sle
    • [2]FMACSMEN (def=0x1) // FMAC clocks enable during Sleep and Stop modes. This bit is set and cleared by software.
    • [3]MDF1SMEN (def=0x1) // MDF1 clocks enable during Sleep and Stop modes. This bit is set and cleared by software. Note: This
    • [8]FLASHSMEN (def=0x1) // FLASH clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [12]CRCSMEN (def=0x1) // CRC clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [15]JPEGSMEN (def=0x1) // JPEG clocks enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [16]TSCSMEN (def=0x1) // TSC clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [17]RAMCFGSMEN (def=0x1) // RAMCFG clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [18]DMA2DSMEN (def=0x1) // DMA2D clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [19]GFXMMUSMEN (def=0x1) // GFXMMU clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [20]GPU2DSMEN (def=0x1) // GPU2D clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [21]DCACHE2SMEN (def=0x1) // DCACHE2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: Thi
    • [24]GTZC1SMEN (def=0x1) // GTZC1 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [28]BKPSRAMSMEN (def=0x1) // BKPSRAM clock enable during Sleep and Stop modes This bit is set and cleared by software
    • [29]ICACHESMEN (def=0x1) // ICACHE clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [30]DCACHE1SMEN (def=0x1) // DCACHE1 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [31]SRAM1SMEN (def=0x1) // SRAM1 clock enable during Sleep and Stop modes This bit is set and cleared by software.
  • 0x46020CB4RCC_AHB2SMENR1// RCC AHB2 peripheral clock enable in Sleep and Stop modes register 1

    • [0]GPIOASMEN (def=0x1) // I/O port A clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [1]GPIOBSMEN (def=0x1) // I/O port B clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [2]GPIOCSMEN (def=0x1) // I/O port C clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [3]GPIODSMEN (def=0x1) // I/O port D clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [4]GPIOESMEN (def=0x1) // I/O port E clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [5]GPIOFSMEN (def=0x1) // I/O port F clocks enable during Sleep and Stop modes This bit is set and cleared by software. Note:
    • [6]GPIOGSMEN (def=0x1) // I/O port G clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [7]GPIOHSMEN (def=0x1) // I/O port H clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [8]GPIOISMEN (def=0x1) // I/O port I clocks enable during Sleep and Stop modes This bit is set and cleared by software. Note:
    • [9]GPIOJSMEN (def=0x1) // I/O port J clock enable during Sleep and Stop modes This bit is set and cleared by software. Note:
    • [10]ADC12SMEN (def=0x1) // ADC1 and ADC2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Not
    • [12]DCMI_PSSISMEN (def=0x1) // DCMI and PSSI clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [14]OTGSMEN (def=0x1) // OTG_FS and OTG_HS clocks enable during Sleep and Stop modes This bit is set and cleared by software
    • [15]OTGHSPHYSMEN (def=0x1) // OTG_HS PHY clock enable during Sleep and Stop modes This bit is set and cleared by software Note: T
    • [16]AESSMEN (def=0x1) // AES clock enable during Sleep and Stop modes This bit is set and cleared by software Note: This bit
    • [17]HASHSMEN (def=0x1) // HASH clock enable during Sleep and Stop modes This bit is set and cleared by software
    • [18]RNGSMEN (def=0x1) // RNG clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [19]PKASMEN (def=0x1) // PKA clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This bi
    • [20]SAESSMEN (def=0x1) // SAES accelerator clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [21]OCTOSPIMSMEN (def=0x1) // OCTOSPIM clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: Th
    • [23]OTFDEC1SMEN (def=0x1) // OTFDEC1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: Thi
    • [24]OTFDEC2SMEN (def=0x1) // OTFDEC2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: Thi
    • [27]SDMMC1SMEN (def=0x1) // SDMMC1 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [28]SDMMC2SMEN (def=0x1) // SDMMC2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [30]SRAM2SMEN (def=0x1) // SRAM2 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [31]SRAM3SMEN (def=0x1) // SRAM3 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
  • 0x46020CB8RCC_AHB2SMENR2// RCC AHB2 peripheral clock enable in Sleep and Stop modes register 2

    • [0]FSMCSMEN (def=0x1) // FSMC clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [4]OCTOSPI1SMEN (def=0x1) // OCTOSPI1 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [8]OCTOSPI2SMEN (def=0x1) // OCTOSPI2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: Th
    • [12]HSPI1SMEN (def=0x1) // HSPI1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [30]SRAM6SMEN (def=0x1) // SRAM6 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [31]SRAM5SMEN (def=0x1) // SRAM5 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
  • 0x46020CBCRCC_AHB3SMENR// RCC AHB3 peripheral clock enable in Sleep and Stop modes register

    • [0]LPGPIO1SMEN (def=0x1) // LPGPIO1 enable during Sleep and Stop modes This bit is set and cleared by software.
    • [2]PWRSMEN (def=0x1) // PWR clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [5]ADC4SMEN (def=0x1) // ADC4 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [6]DAC1SMEN (def=0x1) // DAC1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [9]LPDMA1SMEN (def=0x1) // LPDMA1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [10]ADF1SMEN (def=0x1) // ADF1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [12]GTZC2SMEN (def=0x1) // GTZC2 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [31]SRAM4SMEN (def=0x1) // SRAM4 clock enable during Sleep and Stop modes This bit is set and cleared by software.
  • 0x46020CC4RCC_APB1SMENR1// RCC APB1 peripheral clock enable in Sleep and Stop modes register 1

    • [0]TIM2SMEN (def=0x1) // TIM2 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [1]TIM3SMEN (def=0x1) // TIM3 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [2]TIM4SMEN (def=0x1) // TIM4 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [3]TIM5SMEN (def=0x1) // TIM5 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [4]TIM6SMEN (def=0x1) // TIM6 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [5]TIM7SMEN (def=0x1) // TIM7 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [11]WWDGSMEN (def=0x1) // Window watchdog clock enable during Sleep and Stop modes This bit is set and cleared by software. I
    • [14]SPI2SMEN (def=0x1) // SPI2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [17]USART2SMEN (def=0x1) // USART2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [18]USART3SMEN (def=0x1) // USART3 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [19]UART4SMEN (def=0x1) // UART4 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [20]UART5SMEN (def=0x1) // UART5 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [21]I2C1SMEN (def=0x1) // I2C1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [22]I2C2SMEN (def=0x1) // I2C2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [24]CRSSMEN (def=0x1) // CRS clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [25]USART6SMEN (def=0x1) // USART6 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
  • 0x46020CC8RCC_APB1SMENR2// RCC APB1 peripheral clocks enable in Sleep and Stop modes register 2

    • [1]I2C4SMEN (def=0x1) // I2C4 clock enable during Sleep and Stop modes This bit is set and cleared by software Note: This bi
    • [5]LPTIM2SMEN (def=0x1) // LPTIM2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [6]I2C5SMEN (def=0x1) // I2C5 clock enable during Sleep and Stop modes This bit is set and cleared by software Note: This bi
    • [7]I2C6SMEN (def=0x1) // I2C6 clock enable during Sleep and Stop modes This bit is set and cleared by software Note: This bi
    • [9]FDCAN1SMEN (def=0x1) // FDCAN1 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [23]UCPD1SMEN (def=0x1) // UCPD1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
  • 0x46020CCCRCC_APB2SMENR// RCC APB2 peripheral clocks enable in Sleep and Stop modes register

    • [11]TIM1SMEN (def=0x1) // TIM1 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [12]SPI1SMEN (def=0x1) // SPI1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [13]TIM8SMEN (def=0x1) // TIM8 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [14]USART1SMEN (def=0x1) // USART1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [16]TIM15SMEN (def=0x1) // TIM15 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [17]TIM16SMEN (def=0x1) // TIM16 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [18]TIM17SMEN (def=0x1) // TIM17 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [21]SAI1SMEN (def=0x1) // SAI1 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [22]SAI2SMEN (def=0x1) // SAI2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [24]USBSMEN (def=0x1) // USB clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This bi
    • [25]GFXTIMSMEN (def=0x1) // GFXTIM clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [26]LTDCSMEN (def=0x1) // LTDC clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [27]DSISMEN (def=0x1) // DSI clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This bi
  • 0x46020CD0RCC_APB3SMENR// RCC APB3 peripheral clock enable in Sleep and Stop modes register

    • [1]SYSCFGSMEN (def=0x1) // SYSCFG clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [5]SPI3SMEN (def=0x1) // SPI3 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [6]LPUART1SMEN (def=0x1) // LPUART1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: Thi
    • [7]I2C3SMEN (def=0x1) // I2C3 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [11]LPTIM1SMEN (def=0x1) // LPTIM1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [12]LPTIM3SMEN (def=0x1) // LPTIM3 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [13]LPTIM4SMEN (def=0x1) // LPTIM4 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [14]OPAMPSMEN (def=0x1) // OPAMP clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [15]COMPSMEN (def=0x1) // COMP clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [20]VREFSMEN (def=0x1) // VREFBUF clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [21]RTCAPBSMEN (def=0x1) // RTC and TAMP APB clock enable during Sleep and Stop modes This bit is set and cleared by software.
  • 0x46020CD8RCC_SRDAMR// RCC SmartRun domain peripheral autonomous mode register

    • [5]SPI3AMEN (def=0x0) // SPI3 autonomous mode enable in Stop 0,1, 2 mode This bit is set and cleared by software. Note: This
    • [6]LPUART1AMEN (def=0x0) // LPUART1 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: Th
    • [7]I2C3AMEN (def=0x0) // I2C3 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: This
    • [11]LPTIM1AMEN (def=0x0) // LPTIM1 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: Thi
    • [12]LPTIM3AMEN (def=0x0) // LPTIM3 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: Thi
    • [13]LPTIM4AMEN (def=0x0) // LPTIM4 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: Thi
    • [14]OPAMPAMEN (def=0x0) // OPAMP autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software.
    • [15]COMPAMEN (def=0x0) // COMP autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software.
    • [20]VREFAMEN (def=0x0) // VREFBUF autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software.
    • [21]RTCAPBAMEN (def=0x0) // RTC and TAMP autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Not
    • [25]ADC4AMEN (def=0x0) // ADC4 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: This
    • [26]LPGPIO1AMEN (def=0x0) // LPGPIO1 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software.
    • [27]DAC1AMEN (def=0x0) // DAC1 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: This
    • [28]LPDMA1AMEN (def=0x0) // LPDMA1 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: Thi
    • [29]ADF1AMEN (def=0x0) // ADF1 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: This
    • [31]SRAM4AMEN (def=0x0) // SRAM4 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software.
  • 0x46020CE0RCC_CCIPR1// RCC peripherals independent clock configuration register 1

    • [0:1]USART1SEL (def=0x0) // USART1 kernel clock source selection These bits are used to select the USART1 kernel clock source.
    • [2:3]USART2SEL (def=0x0) // USART2 kernel clock source selection These bits are used to select the USART2 kernel clock source.
    • [4:5]USART3SEL (def=0x0) // USART3 kernel clock source selection These bits are used to select the USART3 kernel clock source.
    • [6:7]UART4SEL (def=0x0) // UART4 kernel clock source selection These bits are used to select the UART4 kernel clock source. No
    • [8:9]UART5SEL (def=0x0) // UART5 kernel clock source selection These bits are used to select the UART5 kernel clock source. No
    • [10:11]I2C1SEL (def=0x0) // I2C1 kernel clock source selection These bits are used to select the I2C1 kernel clock source. Note
    • [12:13]I2C2SEL (def=0x0) // I2C2 kernel clock source selection These bits are used to select the I2C2 kernel clock source. Note
    • [14:15]I2C4SEL (def=0x0) // I2C4 kernel clock source selection These bits are used to select the I2C4 kernel clock source. Note
    • [16:17]SPI2SEL (def=0x0) // SPI2 kernel clock source selection These bits are used to select the SPI2 kernel clock source. Note
    • [18:19]LPTIM2SEL (def=0x0) // Low-power timer 2 kernel clock source selection These bits are used to select the LPTIM2 kernel clo
    • [20:21]SPI1SEL (def=0x0) // SPI1 kernel clock source selection These bits are used to select the SPI1 kernel clock source. Note
    • [22:23]SYSTICKSEL (def=0x0) // SysTick clock source selection These bits are used to select the SysTick clock source. Note: When L
    • [24:25]FDCAN1SEL (def=0x0) // FDCAN1 kernel clock source selection These bits are used to select the FDCAN1 kernel clock source.
    • [26:27]ICLKSEL (def=0x0) // Intermediate clock source selection These bits are used to select the clock source for the OTG_FS,
    • [29:31]TIMICSEL (def=0x0) // Clock sources for TIM16,TIM17, and LPTIM2 internal input capture When TIMICSEL2 is set, the TIM16,
  • 0x46020CE4RCC_CCIPR2// RCC peripherals independent clock configuration register 2

    • [0:2]MDF1SEL (def=0x0) // MDF1 kernel clock source selection These bits are used to select the MDF1 kernel clock source. othe
    • [5:7]SAI1SEL (def=0x0) // SAI1 kernel clock source selection These bits are used to select the SAI1 kernel clock source. othe
    • [8:10]SAI2SEL (def=0x0) // SAI2 kernel clock source selection These bits are used to select the SAI2 kernel clock source. othe
    • [11]SAESSEL (def=0x0) // SAES kernel clock source selection This bit is used to select the SAES kernel clock source. Note: T
    • [12:13]RNGSEL (def=0x0) // RNG kernel clock source selection These bits are used to select the RNG kernel clock source.
    • [14]SDMMCSEL (def=0x0) // SDMMC1 and SDMMC2 kernel clock source selection This bit is used to select the SDMMC kernel clock s
    • [15]DSISEL (def=0x0) // DSI kernel clock source selection This bit is used to select the DSI kernel clock source. This bit
    • [16:17]USART6SEL (def=0x0) // USART6 kernel clock source selection These bits are used to select the USART6 kernel clock source.
    • [18]LTDCSEL (def=0x0) // LTDC kernel clock source selection This bit is used to select the LTDC kernel clock source. Note: T
    • [20:21]OCTOSPISEL (def=0x0) // OCTOSPI1 and OCTOSPI2 kernel clock source selection These bits are used to select the OCTOSPI1 and
    • [22:23]HSPI1SEL (def=0x0) // HSPI1 kernel clock source selection These bits are used to select the HSPI1 kernel clock source. No
    • [24:25]I2C5SEL (def=0x0) // I2C5 kernel clock source selection These bits are used to select the I2C5 kernel clock source. The
    • [26:27]I2C6SEL (def=0x0) // I2C6 kernel clock source selection These bits are used to select the I2C6 kernel clock source. The
    • [30:31]OTGHSSEL (def=0x0) // OTG_HS PHY kernel clock source selection These bits are used to select the OTG_HS PHY kernel clock
  • 0x46020CE8RCC_CCIPR3// RCC peripherals independent clock configuration register 3

    • [0:2]LPUART1SEL (def=0x0) // LPUART1 kernel clock source selection These bits are used to select the LPUART1 kernel clock source
    • [3:4]SPI3SEL (def=0x0) // SPI3 kernel clock source selection These bits are used to select the SPI3 kernel clock source. Note
    • [6:7]I2C3SEL (def=0x0) // I2C3 kernel clock source selection These bits are used to select the I2C3 kernel clock source. Note
    • [8:9]LPTIM34SEL (def=0x0) // LPTIM3 and LPTIM4 kernel clock source selection These bits are used to select the LPTIM3 and LPTIM4
    • [10:11]LPTIM1SEL (def=0x0) // LPTIM1 kernel clock source selection These bits are used to select the LPTIM1 kernel clock source.
    • [12:14]ADCDACSEL (def=0x0) // ADC1, ADC2, ADC4 and DAC1 kernel clock source selection These bits are used to select the ADC1, ADC
    • [15]DAC1SEL (def=0x0) // DAC1 sample-and-hold clock source selection This bit is used to select the DAC1 sample-and-hold clo
    • [16:18]ADF1SEL (def=0x0) // ADF1 kernel clock source selection These bits are used to select the ADF1 kernel clock source. othe
  • 0x46020CF0RCC_BDCR// RCC backup domain control register

    • [0]LSEON (def=0x0) // LSE oscillator enable This bit is set and cleared by software.
    • [1]LSERDY (def=0x0) // LSE oscillator ready This bit is set and cleared by hardware to indicate when the external 32�kHz
    • [2]LSEBYP (def=0x0) // LSE oscillator bypass This bit is set and cleared by software to bypass oscillator in debug mode. I
    • [3:4]LSEDRV (def=0x0) // LSE oscillator drive capability This bitfield is set by software to modulate the drive capability o
    • [5]LSECSSON (def=0x0) // CSS on LSE enable This bit is set by software to enable the CSS on LSE. It must be enabled after th
    • [6]LSECSSD (def=0x0) // CSS on LSE failure detection This bit is set by hardware to indicate when a failure is detected by
    • [7]LSESYSEN (def=0x0) // LSE system clock (LSESYS) enable This bit is set by software to enable always the LSE system clock
    • [8:9]RTCSEL (def=0x0) // RTC and TAMP clock source selection This bit is set by software to select the clock source for the
    • [11]LSESYSRDY (def=0x0) // LSE system clock (LSESYS) ready This bit is set and cleared by hardware to indicate when the LSE sy
    • [12]LSEGFON (def=0x0) // LSE clock glitch filter enable This bit is set and cleared by hardware to enable the LSE glitch fil
    • [15]RTCEN (def=0x0) // RTC and TAMP clock enable This bit is set and cleared by software.
    • [16]BDRST (def=0x0) // Backup domain software reset This bit is set and cleared by software.
    • [24]LSCOEN (def=0x0) // Low-speed clock output (LSCO) enable This bit is set and cleared by software.
    • [25]LSCOSEL (def=0x0) // Low-speed clock output selection This bit is set and cleared by software.
    • [26]LSION (def=0x0) // LSI oscillator enable This bit is set and cleared by software. The LSI oscillator is disabled 60�
    • [27]LSIRDY (def=0x0) // LSI oscillator ready This bit is set and cleared by hardware to indicate when the LSI oscillator is
    • [28]LSIPREDIV (def=0x0) // Low-speed clock divider configuration This bit is set and cleared by software to enable the LSI div
  • 0x46020CF4RCC_CSR// RCC control/status register

    • [8:11]MSIKSRANGE (def=0x4) // MSIK range after Standby mode This bit is set by software to chose the MSIK frequency at startup. I
    • [12:15]MSISSRANGE (def=0x4) // MSIS range after Standby mode This bitfield is set by software to chose the MSIS frequency at start
    • [23]RMVF (def=0x0) // Remove reset flag This bit is set by software to clear the reset flags.
    • [25]OBLRSTF (def=0x0) // Option-byte loader reset flag This bit is set by hardware when a reset from the option-byte loading
    • [26]PINRSTF (def=0x1) // NRST pin reset flag This bit is set by hardware when a reset from the NRST pin occurs. It is cleare
    • [27]BORRSTF (def=0x1) // Brownout reset or an exit from Shutdown mode reset flag This bit is set by hardware when a brownout
    • [28]SFTRSTF (def=0x0) // Software reset flag This bit is set by hardware when a software reset occurs. It is cleared by writ
    • [29]IWDGRSTF (def=0x0) // Independent watchdog reset flag This bit is set by hardware when an independent watchdog reset doma
    • [30]WWDGRSTF (def=0x0) // Window watchdog reset flag This bit is set by hardware when a window watchdog reset occurs. It is c
    • [31]LPWRRSTF (def=0x0) // Low-power reset flag This bit is set by hardware when a reset occurs due to a Stop, Standby, or Shu
  • 0x46020D10RCC_SECCFGR// RCC secure configuration register

    • [0]HSISEC (def=0x0) // HSI clock configuration and status bit security This bit is set and reset by software.
    • [1]HSESEC (def=0x0) // HSE clock configuration bits, status bit and HSE_CSS security This bit is set and reset by software
    • [2]MSISEC (def=0x0) // MSI clock configuration and status bit security This bit is set and reset by software.
    • [3]LSISEC (def=0x0) // LSI clock configuration and status bit security This bit is set and reset by software.
    • [4]LSESEC (def=0x0) // LSE clock configuration and status bit security This bit is set and reset by software.
    • [5]SYSCLKSEC (def=0x0) // SYSCLK clock selection, STOPWUCK bit, clock output on MCO configuration security This bit is set an
    • [6]PRESCSEC (def=0x0) // AHBx/APBx prescaler configuration bits security This bit is set and reset by software.
    • [7]PLL1SEC (def=0x0) // PLL1 clock configuration and status bit security This bit is set and reset by software.
    • [8]PLL2SEC (def=0x0) // PLL2 clock configuration and status bit security Set and reset by software.
    • [9]PLL3SEC (def=0x0) // PLL3 clock configuration and status bit security This bit is set and reset by software.
    • [10]ICLKSEC (def=0x0) // Intermediate clock source selection security This bit is set and reset by software.
    • [11]HSI48SEC (def=0x0) // HSI48 clock configuration and status bit security This bit is set and reset by software.
    • [12]RMVFSEC (def=0x0) // Remove reset flag security This bit is set and reset by software.
  • 0x46020D14RCC_PRIVCFGR// RCC privilege configuration register

    • [0]SPRIV (def=0x0) // RCC secure function privilege configuration This bit is set and reset by software. It can be writte
    • [1]NSPRIV (def=0x0) // RCC non-secure function privilege configuration This bit is set and reset by software. It can be wr
  interrupts:
  • [0] RCC // RCC non-secure global interrupt
  • [8] RCC_S // RCC secure global interrupt
• 0x56020C00SEC_RCC//

  • 0x56020C00RCC_CR// RCC clock control register

    • [0]MSISON (def=0x1) // MSIS clock enable This bit is set and cleared by software. It is cleared by hardware to stop the MS
    • [1]MSIKERON (def=0x0) // MSI enable for some peripheral kernels This bit is set and cleared by software to force MSI ON even
    • [2]MSISRDY (def=0x1) // MSIS clock ready flag This bit is set by hardware to indicate that the MSIS oscillator is stable. I
    • [3]MSIPLLEN (def=0x0) // MSI clock PLL-mode enable This bit is set and cleared by software to enable/disable the PLL part of
    • [4]MSIKON (def=0x1) // MSIK clock enable This bit is set and cleared by software. It is cleared by hardware to stop the MS
    • [5]MSIKRDY (def=0x1) // MSIK clock ready flag This bit is set by hardware to indicate that the MSIK is stable. It is set on
    • [6]MSIPLLSEL (def=0x0) // MSI clock with PLL mode selection This bit is set and cleared by software to select which MSI outpu
    • [7]MSIPLLFAST (def=0x0) // MSI PLL mode fast startup This bit is set and reset by software to enable/disable the fast PLL mode
    • [8]HSION (def=0x0) // HSI16 clock enable This bit is set and cleared by software. It is cleared by hardware to stop the H
    • [9]HSIKERON (def=0x0) // HSI16 enable for some peripheral kernels This bit is set and cleared by software to force HSI16 ON
    • [10]HSIRDY (def=0x0) // HSI16 clock ready flag This bit is set by hardware to indicate that HSI16 oscillator is stable. It
    • [12]HSI48ON (def=0x0) // HSI48 clock enable This bit is set and cleared by software. It is cleared by hardware to stop the H
    • [13]HSI48RDY (def=0x0) // HSI48 clock ready flag This bit is set by hardware to indicate that HSI48 oscillator is stable. Iti
    • [14]SHSION (def=0x0) // SHSI clock enable This bit is set and cleared by software. It is cleared by hardware to stop the SH
    • [15]SHSIRDY (def=0x0) // SHSI clock ready flag This bit is set by hardware to indicate that the SHSI oscillator is stable. I
    • [16]HSEON (def=0x0) // HSE clock enable This bit is set and cleared by software. It is cleared by hardware to stop the HSE
    • [17]HSERDY (def=0x0) // HSE clock ready flag This bit is set by hardware to indicate that the HSE oscillator is stable. Not
    • [18]HSEBYP (def=0x0) // HSE crystal oscillator bypass This bit is set and cleared by software to bypass the oscillator with
    • [19]CSSON (def=0x0) // Clock security system enable This bit is set by software to enable the clock security system. When
    • [20]HSEEXT (def=0x0) // HSE external clock bypass mode This bit is set and reset by software to select the external clock m
    • [24]PLL1ON (def=0x0) // PLL1 enable This bit is set and cleared by software to enable the main PLL. It is cleared by hardwa
    • [25]PLL1RDY (def=0x0) // PLL1 clock ready flag This bit is set by hardware to indicate that the PLL1 is locked.
    • [26]PLL2ON (def=0x0) // PLL2 enable This bit is set and cleared by software to enable PLL2. It is cleared by hardware when
    • [27]PLL2RDY (def=0x0) // PLL2 clock ready flag This bit is set by hardware to indicate that the PLL2 is locked.
    • [28]PLL3ON (def=0x0) // PLL3 enable This bit is set and cleared by software to enable PLL3. It is cleared by hardware when
    • [29]PLL3RDY (def=0x0) // PLL3 clock ready flag This bit is set by hardware to indicate that the PLL3 is locked.
  • 0x56020C08RCC_ICSCR1// RCC internal clock sources calibration register 1

    • [0:4]MSICAL3 (def=0x0) // MSIRC3 clock calibration for MSI ranges 12 to 15 These bits are initialized at startup with the fac
    • [5:9]MSICAL2 (def=0x0) // MSIRC2 clock calibration for MSI ranges 8 to 11 These bits are initialized at startup with the fact
    • [10:14]MSICAL1 (def=0x0) // MSIRC1 clock calibration for MSI ranges 4 to 7 These bits are initialized at startup with the facto
    • [15:19]MSICAL0 (def=0x0) // MSIRC0 clock calibration for MSI ranges 0 to 3 These bits are initialized at startup with the facto
    • [22]MSIBIAS (def=0x0) // MSI bias mode selection This bit is set by software to select the MSI bias mode. By default, the MS
    • [23]MSIRGSEL (def=0x0) // MSI clock range selection This bit is set by software to select the MSIS and MSIK clocks range with
    • [24:27]MSIKRANGE (def=0x4) // MSIK clock ranges These bits are configured by software to choose the frequency range of MSIK oscil
    • [28:31]MSISRANGE (def=0x4) // MSIS clock ranges These bits are configured by software to choose the frequency range of MSIS oscil
  • 0x56020C0CRCC_ICSCR2// RCC internal clock sources calibration register 2

    • [0:4]MSITRIM3 (def=0x10) // MSI clock trimming for ranges 12 to 15 These bits provide an additional user-programmable trimming
    • [5:9]MSITRIM2 (def=0x10) // MSI clock trimming for ranges 8 to 11 These bits provide an additional user-programmable trimming v
    • [10:14]MSITRIM1 (def=0x10) // MSI clock trimming for ranges 4 to 7 These bits provide an additional user-programmable trimming va
    • [15:19]MSITRIM0 (def=0x10) // MSI clock trimming for ranges 0 to 3 These bits provide an additional user-programmable trimming va
  • 0x56020C10RCC_ICSCR3// RCC internal clock sources calibration register 3

    • [0:11]HSICAL (def=0x0) // HSI clock calibration These bits are initialized at startup with the factory-programmed HSI calibra
    • [16:20]HSITRIM (def=0x10) // HSI clock trimming These bits provide an additional user-programmable trimming value that is added
  • 0x56020C14RCC_CRRCR// RCC clock recovery RC register

    • [0:8]HSI48CAL (def=0x0) // HSI48 clock calibration These bits are initialized at startup with the factory-programmed HSI48 cal
  • 0x56020C1CRCC_CFGR1// RCC clock configuration register 1

    • [0:1]SW (def=0x0) // system clock switch This bitfield is set and cleared by software to select system clock source (SYS
    • [2:3]SWS (def=0x0) // system clock switch status This bitfield is set and cleared by hardware to indicate which clock sou
    • [4]STOPWUCK (def=0x0) // wake-up from Stop and CSS backup clock selection This bit is set and cleared by software to select
    • [5]STOPKERWUCK (def=0x0) // wake-up from Stop kernel clock automatic enable selection This bit is set and cleared by software t
    • [24:27]MCOSEL (def=0x0) // microcontroller clock output This bitfield is set and cleared by software. Others: reserved Note: T
    • [28:30]MCOPRE (def=0x0) // microcontroller clock output prescaler This bitfield is set and cleared by software. It is highly r
  • 0x56020C20RCC_CFGR2// RCC clock configuration register 2

    • [0:3]HPRE (def=0x0) // AHB prescaler This bitfiled is set and cleared by software to control the division factor of the AH
    • [4:6]PPRE1 (def=0x0) // APB1 prescaler This bitfiled is set and cleared by software to control the division factor of APB1
    • [8:10]PPRE2 (def=0x0) // APB2 prescaler This bitfiled is set and cleared by software to control the division factor of APB2
    • [12:14]DPRE (def=0x6) // DSI PHY prescaler This bitfiled is set and cleared by software to control the division factor of DS
    • [16]AHB1DIS (def=0x0) // AHB1 clock disable This bit can be set in order to further reduce power consumption, when none of t
    • [17]AHB2DIS1 (def=0x0) // AHB2_1 clock disable This bit can be set in order to further reduce power consumption, when none of
    • [18]AHB2DIS2 (def=0x0) // AHB2_2 clock disable This bit can be set in order to further reduce power consumption, when none of
    • [19]APB1DIS (def=0x0) // APB1 clock disable This bit can be set in order to further reduce power consumption, when none of t
    • [20]APB2DIS (def=0x0) // APB2 clock disable This bit can be set in order to further reduce power consumption, when none of t
  • 0x56020C24RCC_CFGR3// RCC clock configuration register 3

    • [4:6]PPRE3 (def=0x0) // APB3 prescaler This bitfield is set and cleared by software to control the division factor of the A
    • [16]AHB3DIS (def=0x0) // AHB3 clock disable This bit can be set in order to further reduce power consumption, when none of t
    • [17]APB3DIS (def=0x0) // APB3 clock disable This bit can be set in order to further reduce power consumption, when none of t
  • 0x56020C28RCC_PLL1CFGR// RCC PLL1 configuration register

    • [0:1]PLL1SRC (def=0x0) // PLL1 entry clock source This bitfield is set and cleared by software to select PLL1 clock source. I
    • [2:3]PLL1RGE (def=0x0) // PLL1 input frequency range This bit is set and reset by software to select the proper reference fre
    • [4]PLL1FRACEN (def=0x0) // PLL1 fractional latch enable This bit is set and reset by software to latch the content of PLL1FRAC
    • [8:11]PLL1M (def=0x0) // Prescaler for PLL1 This bitfield is set and cleared by software to configure the prescaler of the P
    • [12:15]PLL1MBOOST (def=0x0) // Prescaler for EPOD booster input clock This bitfield is set and cleared by software to configure th
    • [16]PLL1PEN (def=0x0) // PLL1 DIVP divider output enable This bit is set and reset by software to enable the pll1_p_ck outpu
    • [17]PLL1QEN (def=0x0) // PLL1 DIVQ divider output enable This bit is set and reset by software to enable the pll1_q_ck outpu
    • [18]PLL1REN (def=0x0) // PLL1 DIVR divider output enable This bit is set and reset by software to enable the pll1_r_ck outpu
  • 0x56020C2CRCC_PLL2CFGR// RCC PLL2 configuration register

    • [0:1]PLL2SRC (def=0x0) // PLL2 entry clock source This bitfield is set and cleared by software to select PLL2 clock source. I
    • [2:3]PLL2RGE (def=0x0) // PLL2 input frequency range This bitfield is set and reset by software to select the proper referenc
    • [4]PLL2FRACEN (def=0x0) // PLL2 fractional latch enable This bit is set and reset by software to latch the content of PLL2FRAC
    • [8:11]PLL2M (def=0x0) // Prescaler for PLL2 This bitfield is set and cleared by software to configure the prescaler of the P
    • [16]PLL2PEN (def=0x0) // PLL2 DIVP divider output enable This bit is set and reset by software to enable the pll2_p_ck outpu
    • [17]PLL2QEN (def=0x0) // PLL2 DIVQ divider output enable This bit is set and reset by software to enable the pll2_q_ck outpu
    • [18]PLL2REN (def=0x0) // PLL2 DIVR divider output enable This bit is set and reset by software to enable the pll2_r_ck outpu
  • 0x56020C30RCC_PLL3CFGR// RCC PLL3 configuration register

    • [0:1]PLL3SRC (def=0x0) // PLL3 entry clock source This bitfield is set and cleared by software to select PLL3 clock source. I
    • [2:3]PLL3RGE (def=0x0) // PLL3 input frequency range This bit is set and reset by software to select the proper reference fre
    • [4]PLL3FRACEN (def=0x0) // PLL3 fractional latch enable This bit is set and reset by software to latch the content of PLL3FRAC
    • [8:11]PLL3M (def=0x0) // Prescaler for PLL3 This bitfield is set and cleared by software to configure the prescaler of the P
    • [16]PLL3PEN (def=0x0) // PLL3 DIVP divider output enable This bit is set and reset by software to enable the pll3_p_ck outpu
    • [17]PLL3QEN (def=0x0) // PLL3 DIVQ divider output enable This bit is set and reset by software to enable the pll3_q_ck outpu
    • [18]PLL3REN (def=0x0) // PLL3 DIVR divider output enable This bit is set and reset by software to enable the pll3_r_ck outpu
  • 0x56020C34RCC_PLL1DIVR// RCC PLL1 dividers register

    • [0:8]PLL1N (def=0x80) // Multiplication factor for PLL1 VCO This bitfield is set and reset by software to control the multip
    • [9:15]PLL1P (def=0x1) // PLL1 DIVP division factor This bitfield is set and reset by software to control the frequency of th
    • [16:22]PLL1Q (def=0x1) // PLL1 DIVQ division factor This bitfield is set and reset by software to control the frequency of th
    • [24:30]PLL1R (def=0x1) // PLL1 DIVR division factor This bitfield is set and reset by software to control frequency of the pl
  • 0x56020C38RCC_PLL1FRACR// RCC PLL1 fractional divider register

    • [3:15]PLL1FRACN (def=0x0) // Fractional part of the multiplication factor for PLL1 VCO This bitfield is set and reset by softwar
  • 0x56020C3CRCC_PLL2DIVR// RCC PLL2 dividers configuration register

    • [0:8]PLL2N (def=0x80) // Multiplication factor for PLL2 VCO This bitfield is set and reset by software to control the multip
    • [9:15]PLL2P (def=0x1) // PLL2 DIVP division factor This bitfield is set and reset by software to control the frequency of th
    • [16:22]PLL2Q (def=0x1) // PLL2 DIVQ division factor This bitfield is set and reset by software to control the frequency of th
    • [24:30]PLL2R (def=0x1) // PLL2 DIVR division factor This bitfield is set and reset by software to control the frequency of th
  • 0x56020C40RCC_PLL2FRACR// RCC PLL2 fractional divider register

    • [3:15]PLL2FRACN (def=0x0) // Fractional part of the multiplication factor for PLL2 VCO This bitfield is set and reset by softwar
  • 0x56020C44RCC_PLL3DIVR// RCC PLL3 dividers configuration register

    • [0:8]PLL3N (def=0x80) // Multiplication factor for PLL3 VCO This bitfield is set and reset by software to control the multip
    • [9:15]PLL3P (def=0x1) // PLL3 DIVP division factor This bitfield is set and reset by software to control the frequency of th
    • [16:22]PLL3Q (def=0x1) // PLL3 DIVQ division factor This bitfield is set and reset by software to control the frequency of th
    • [24:30]PLL3R (def=0x1) // PLL3 DIVR division factor This bitfield is set and reset by software to control the frequency of th
  • 0x56020C48RCC_PLL3FRACR// RCC PLL3 fractional divider register

    • [3:15]PLL3FRACN (def=0x0) // Fractional part of the multiplication factor for PLL3 VCO This bitfield is set and reset by softwar
  • 0x56020C50RCC_CIER// RCC clock interrupt enable register

    • [0]LSIRDYIE (def=0x0) // LSI ready interrupt enable This bit is set and cleared by software to enable/disable interrupt caus
    • [1]LSERDYIE (def=0x0) // LSE ready interrupt enable This bit is set and cleared by software to enable/disable interrupt caus
    • [2]MSISRDYIE (def=0x0) // MSIS ready interrupt enable This bit is set and cleared by software to enable/disable interrupt cau
    • [3]HSIRDYIE (def=0x0) // HSI16 ready interrupt enable This bit is set and cleared by software to enable/disable interrupt ca
    • [4]HSERDYIE (def=0x0) // HSE ready interrupt enable This bit is set and cleared by software to enable/disable interrupt caus
    • [5]HSI48RDYIE (def=0x0) // HSI48 ready interrupt enable This bit is set and cleared by software to enable/disable interrupt ca
    • [6]PLL1RDYIE (def=0x0) // PLL ready interrupt enable This bit is set and cleared by software to enable/disable interrupt caus
    • [7]PLL2RDYIE (def=0x0) // PLL2 ready interrupt enable This bit is set and cleared by software to enable/disable interrupt cau
    • [8]PLL3RDYIE (def=0x0) // PLL3 ready interrupt enable This bit is set and cleared by software to enable/disable interrupt cau
    • [11]MSIKRDYIE (def=0x0) // MSIK ready interrupt enable This bit is set and cleared by software to enable/disable interrupt cau
    • [12]SHSIRDYIE (def=0x0) // SHSI ready interrupt enable This bit is set and cleared by software to enable/disable interrupt cau
  • 0x56020C54RCC_CIFR// RCC clock interrupt flag register

    • [0]LSIRDYF (def=0x0) // LSI ready interrupt flag This bit is set by hardware when the LSI clock becomes stable and LSIRDYIE
    • [1]LSERDYF (def=0x0) // LSE ready interrupt flag This bit is set by hardware when the LSE clock becomes stable and LSERDYIE
    • [2]MSISRDYF (def=0x0) // MSIS ready interrupt flag This bit is set by hardware when the MSIS clock becomes stable and MSISRD
    • [3]HSIRDYF (def=0x0) // HSI16 ready interrupt flag This bit is set by hardware when the HSI16 clock becomes stable and HSIR
    • [4]HSERDYF (def=0x0) // HSE ready interrupt flag This bit is set by hardware when the HSE clock becomes stable and HSERDYIE
    • [5]HSI48RDYF (def=0x0) // HSI48 ready interrupt flag This bit is set by hardware when the HSI48 clock becomes stable and HSI4
    • [6]PLL1RDYF (def=0x0) // PLL1 ready interrupt flag This bit is set by hardware when the PLL1 locks and PLL1RDYIE is set. It
    • [7]PLL2RDYF (def=0x0) // PLL2 ready interrupt flag This bit is set by hardware when the PLL2 locks and PLL2RDYIE is set. It
    • [8]PLL3RDYF (def=0x0) // PLL3 ready interrupt flag This bit is set by hardware when the PLL3 locks and PLL3RDYIE is set. It
    • [10]CSSF (def=0x0) // Clock security system interrupt flag This bit is set by hardware when a failure is detected in the
    • [11]MSIKRDYF (def=0x0) // MSIK ready interrupt flag This bit is set by hardware when the MSIK clock becomes stable and MSIKRD
    • [12]SHSIRDYF (def=0x0) // SHSI ready interrupt flag This bit is set by hardware when the SHSI clock becomes stable and SHSIRD
  • 0x56020C58RCC_CICR// RCC clock interrupt clear register

    • [0]LSIRDYC (def=0x0) // LSI ready interrupt clear Writing this bit to 1 clears the LSIRDYF flag. Writing 0 has no effect.
    • [1]LSERDYC (def=0x0) // LSE ready interrupt clear Writing this bit to 1 clears the LSERDYF flag. Writing 0 has no effect.
    • [2]MSISRDYC (def=0x0) // MSIS ready interrupt clear Writing this bit to 1 clears the MSISRDYF flag. Writing 0 has no effect.
    • [3]HSIRDYC (def=0x0) // HSI16 ready interrupt clear Writing this bit to 1 clears the HSIRDYF flag. Writing 0 has no effect.
    • [4]HSERDYC (def=0x0) // HSE ready interrupt clear Writing this bit to 1 clears the HSERDYF flag. Writing 0 has no effect.
    • [5]HSI48RDYC (def=0x0) // HSI48 ready interrupt clear Writing this bit to 1 clears the HSI48RDYF flag. Writing 0 has no effec
    • [6]PLL1RDYC (def=0x0) // PLL1 ready interrupt clear Writing this bit to 1 clears the PLL1RDYF flag. Writing 0 has no effect.
    • [7]PLL2RDYC (def=0x0) // PLL2 ready interrupt clear Writing this bit to 1 clears the PLL2RDYF flag. Writing 0 has no effect.
    • [8]PLL3RDYC (def=0x0) // PLL3 ready interrupt clear Writing this bit to 1 clears the PLL3RDYF flag. Writing 0 has no effect.
    • [10]CSSC (def=0x0) // Clock security system interrupt clear Writing this bit to 1 clears the CSSF flag. Writing 0 has no
    • [11]MSIKRDYC (def=0x0) // MSIK oscillator ready interrupt clear Writing this bit to 1 clears the MSIKRDYF flag. Writing 0 has
    • [12]SHSIRDYC (def=0x0) // SHSI oscillator ready interrupt clear Writing this bit to 1 clears the SHSIRDYF flag. Writing 0 has
  • 0x56020C60RCC_AHB1RSTR// RCC AHB1 peripheral reset register

    • [0]GPDMA1RST (def=0x0) // GPDMA1 reset This bit is set and cleared by software.
    • [1]CORDICRST (def=0x0) // CORDIC reset This bit is set and cleared by software.
    • [2]FMACRST (def=0x0) // FMAC reset This bit is set and cleared by software.
    • [3]MDF1RST (def=0x0) // MDF1 reset This bit is set and cleared by software.
    • [12]CRCRST (def=0x0) // CRC reset This bit is set and cleared by software.
    • [15]JPEGRST (def=0x0) // JPEG reset This bit is set and cleared by software. Note: This bit is only available on some device
    • [16]TSCRST (def=0x0) // TSC reset This bit is set and cleared by software.
    • [17]RAMCFGRST (def=0x0) // RAMCFG reset This bit is set and cleared by software.
    • [18]DMA2DRST (def=0x0) // DMA2D reset This bit is set and cleared by software. Note: This bit is only available on some devic
    • [19]GFXMMURST (def=0x0) // GFXMMU reset This bit is set and cleared by software. Note: This bit is only available on some devi
    • [20]GPU2DRST (def=0x0) // GPU2D reset This bit is set and cleared by software. Note: This bit is only available on some devic
  • 0x56020C64RCC_AHB2RSTR1// RCC AHB2 peripheral reset register 1

    • [0]GPIOARST (def=0x0) // I/O port A reset This bit is set and cleared by software.
    • [1]GPIOBRST (def=0x0) // I/O port B reset This bit is set and cleared by software.
    • [2]GPIOCRST (def=0x0) // I/O port C reset This bit is set and cleared by software.
    • [3]GPIODRST (def=0x0) // I/O port D reset This bit is set and cleared by software.
    • [4]GPIOERST (def=0x0) // I/O port E reset This bit is set and cleared by software.
    • [5]GPIOFRST (def=0x0) // I/O port F reset This bit is set and cleared by software. This bit is only available on some device
    • [6]GPIOGRST (def=0x0) // I/O port G reset This bit is set and cleared by software.
    • [7]GPIOHRST (def=0x0) // I/O port H reset This bit is set and cleared by software.
    • [8]GPIOIRST (def=0x0) // I/O port I reset This bit is set and cleared by software. Note: This bit is only available on some
    • [9]GPIOJRST (def=0x0) // I/O port J reset This bit is set and cleared by software. Note: This bit is only available on some
    • [10]ADC12RST (def=0x0) // ADC1 and ADC2 reset This bit is set and cleared by software. Note: This bit impacts ADC1 in STM32U5
    • [12]DCMI_PSSIRST (def=0x0) // DCMI and PSSI reset This bit is set and cleared by software.
    • [14]OTGRST (def=0x0) // OTG_FS or OTG_HS reset This bit is set and cleared by software. Note: This bit is only available on
    • [16]AESRST (def=0x0) // AES hardware accelerator reset This bit is set and cleared by software. Note: This bit is only avai
    • [17]HASHRST (def=0x0) // HASH reset This bit is set and cleared by software.
    • [18]RNGRST (def=0x0) // RNG reset This bit is set and cleared by software.
    • [19]PKARST (def=0x0) // PKA reset This bit is set and cleared by software. Note: This bit is only available on some devices
    • [20]SAESRST (def=0x0) // SAES hardware accelerator reset This bit is set and cleared by software. Note: This bit is only ava
    • [21]OCTOSPIMRST (def=0x0) // OCTOSPIM reset This bit is set and cleared by software. Note: This bit is only available on some de
    • [23]OTFDEC1RST (def=0x0) // OTFDEC1 reset This bit is set and cleared by software. Note: This bit is only available on some dev
    • [24]OTFDEC2RST (def=0x0) // OTFDEC2 reset This bit is set and cleared by software. Note: This bit is only available on some dev
    • [27]SDMMC1RST (def=0x0) // SDMMC1 reset This bit is set and cleared by software.
    • [28]SDMMC2RST (def=0x0) // SDMMC2 reset This bit is set and cleared by software. Note: This bit is only available on some devi
  • 0x56020C68RCC_AHB2RSTR2// RCC AHB2 peripheral reset register 2

    • [0]FSMCRST (def=0x0) // Flexible memory controller reset This bit is set and cleared by software. Note: This bit is only av
    • [4]OCTOSPI1RST (def=0x0) // OCTOSPI1 reset This bit is set and cleared by software.
    • [8]OCTOSPI2RST (def=0x0) // OCTOSPI2 reset This bit is set and cleared by software. Note: This bit is only available on some de
    • [12]HSPI1RST (def=0x0) // HSPI1 reset This bit is set and cleared by software. Note: This bit is only available on some devic
  • 0x56020C6CRCC_AHB3RSTR// RCC AHB3 peripheral reset register

    • [0]LPGPIO1RST (def=0x0) // LPGPIO1 reset This bit is set and cleared by software.
    • [5]ADC4RST (def=0x0) // ADC4 reset This bit is set and cleared by software.
    • [6]DAC1RST (def=0x0) // DAC1 reset This bit is set and cleared by software.
    • [9]LPDMA1RST (def=0x0) // LPDMA1 reset This bit is set and cleared by software.
    • [10]ADF1RST (def=0x0) // ADF1 reset This bit is set and cleared by software.
  • 0x56020C74RCC_APB1RSTR1// RCC APB1 peripheral reset register 1

    • [0]TIM2RST (def=0x0) // TIM2 reset This bit is set and cleared by software.
    • [1]TIM3RST (def=0x0) // TIM3 reset This bit is set and cleared by software.
    • [2]TIM4RST (def=0x0) // TIM4 reset This bit is set and cleared by software.
    • [3]TIM5RST (def=0x0) // TIM5 reset This bit is set and cleared by software.
    • [4]TIM6RST (def=0x0) // TIM6 reset This bit is set and cleared by software.
    • [5]TIM7RST (def=0x0) // TIM7 reset This bit is set and cleared by software.
    • [14]SPI2RST (def=0x0) // SPI2 reset This bit is set and cleared by software.
    • [17]USART2RST (def=0x0) // USART2 reset This bit is set and cleared by software. Note: This bit is only available on some devi
    • [18]USART3RST (def=0x0) // USART3 reset This bit is set and cleared by software.
    • [19]UART4RST (def=0x0) // UART4 reset This bit is set and cleared by software.
    • [20]UART5RST (def=0x0) // UART5 reset This bit is set and cleared by software.
    • [21]I2C1RST (def=0x0) // I2C1 reset This bit is set and cleared by software.
    • [22]I2C2RST (def=0x0) // I2C2 reset This bit is set and cleared by software.
    • [24]CRSRST (def=0x0) // CRS reset This bit is set and cleared by software.
    • [25]USART6RST (def=0x0) // USART6 reset This bit is set and cleared by software. Note: This bit is only available on some devi
  • 0x56020C78RCC_APB1RSTR2// RCC APB1 peripheral reset register 2

    • [1]I2C4RST (def=0x0) // I2C4 reset This bit is set and cleared by software
    • [5]LPTIM2RST (def=0x0) // LPTIM2 reset This bit is set and cleared by software.
    • [6]I2C5RST (def=0x0) // I2C5 reset This bit is set and cleared by software Note: This bit is only available on some devices
    • [7]I2C6RST (def=0x0) // I2C6 reset This bit is set and cleared by software Note: This bit is only available on some devices
    • [9]FDCAN1RST (def=0x0) // FDCAN1 reset This bit is set and cleared by software.
    • [23]UCPD1RST (def=0x0) // UCPD1 reset This bit is set and cleared by software. Note: This bit is only available on some devic
  • 0x56020C7CRCC_APB2RSTR// RCC APB2 peripheral reset register

    • [11]TIM1RST (def=0x0) // TIM1 reset This bit is set and cleared by software.
    • [12]SPI1RST (def=0x0) // SPI1 reset This bit is set and cleared by software.
    • [13]TIM8RST (def=0x0) // TIM8 reset This bit is set and cleared by software.
    • [14]USART1RST (def=0x0) // USART1 reset This bit is set and cleared by software.
    • [16]TIM15RST (def=0x0) // TIM15 reset This bit is set and cleared by software.
    • [17]TIM16RST (def=0x0) // TIM16 reset This bit is set and cleared by software.
    • [18]TIM17RST (def=0x0) // TIM17 reset This bit is set and cleared by software.
    • [21]SAI1RST (def=0x0) // SAI1 reset This bit is set and cleared by software.
    • [22]SAI2RST (def=0x0) // SAI2 reset This bit is set and cleared by software. Note: This bit is only available on some device
    • [24]USBRST (def=0x0) // USB reset This bit is set and cleared by software. Note: This bit is only available on some devices
    • [25]GFXTIMRST (def=0x0) // GFXTIM reset This bit is set and cleared by software. Note: .This bit is only available on some dev
    • [26]LTDCRST (def=0x0) // LTDC reset This bit is set and cleared by software. Note: This bit is only available on some device
    • [27]DSIRST (def=0x0) // DSI reset This bit is set and cleared by software. Note: This bit is only available on some devices
  • 0x56020C80RCC_APB3RSTR// RCC APB3 peripheral reset register

    • [1]SYSCFGRST (def=0x0) // SYSCFG reset This bit is set and cleared by software.
    • [5]SPI3RST (def=0x0) // SPI3 reset This bit is set and cleared by software.
    • [6]LPUART1RST (def=0x0) // LPUART1 reset This bit is set and cleared by software.
    • [7]I2C3RST (def=0x0) // I2C3 reset This bit is set and cleared by software.
    • [11]LPTIM1RST (def=0x0) // LPTIM1 reset This bit is set and cleared by software.
    • [12]LPTIM3RST (def=0x0) // LPTIM3 reset This bit is set and cleared by software.
    • [13]LPTIM4RST (def=0x0) // LPTIM4 reset This bit is set and cleared by software.
    • [14]OPAMPRST (def=0x0) // OPAMP reset This bit is set and cleared by software.
    • [15]COMPRST (def=0x0) // COMP reset This bit is set and cleared by software.
    • [20]VREFRST (def=0x0) // VREFBUF reset This bit is set and cleared by software.
  • 0x56020C88RCC_AHB1ENR// RCC AHB1 peripheral clock enable register

    • [0]GPDMA1EN (def=0x0) // GPDMA1 clock enable This bit is set and cleared by software.
    • [1]CORDICEN (def=0x0) // CORDIC clock enable This bit is set and cleared by software.
    • [2]FMACEN (def=0x0) // FMAC clock enable This bit is set and reset by software.
    • [3]MDF1EN (def=0x0) // MDF1 clock enable This bit is set and reset by software.
    • [8]FLASHEN (def=0x1) // FLASH clock enable This bit is set and cleared by software. This bit can be disabled only when the
    • [12]CRCEN (def=0x0) // CRC clock enable This bit is set and cleared by software.
    • [15]JPEGEN (def=0x0) // JPEG clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [16]TSCEN (def=0x0) // Touch sensing controller clock enable This bit is set and cleared by software.
    • [17]RAMCFGEN (def=0x0) // RAMCFG clock enable This bit is set and cleared by software.
    • [18]DMA2DEN (def=0x0) // DMA2D clock enable This bit is set and cleared by software. Note: This bit is only available on som
    • [19]GFXMMUEN (def=0x0) // GFXMMU clock enable This bit is set and cleared by software. Note: This bit is only available on so
    • [20]GPU2DEN (def=0x0) // GPU2D clock enable This bit is set and cleared by software. Note: This bit is only available on som
    • [21]DCACHE2EN (def=0x1) // DCACHE2 clock enable This bit is set and reset by software. Note: DCACHE2 clock must be enabled to
    • [24]GTZC1EN (def=0x0) // GTZC1 clock enable This bit is set and reset by software.
    • [28]BKPSRAMEN (def=0x1) // BKPSRAM clock enable This bit is set and reset by software.
    • [30]DCACHE1EN (def=0x1) // DCACHE1 clock enable This bit is set and reset by software. Note: DCACHE1 clock must be enabled whe
    • [31]SRAM1EN (def=0x1) // SRAM1 clock enable This bit is set and reset by software.
  • 0x56020C8CRCC_AHB2ENR1// RCC AHB2 peripheral clock enable register 1

    • [0]GPIOAEN (def=0x0) // I/O port A clock enable This bit is set and cleared by software.
    • [1]GPIOBEN (def=0x0) // I/O port B clock enable This bit is set and cleared by software.
    • [2]GPIOCEN (def=0x0) // I/O port C clock enable This bit is set and cleared by software.
    • [3]GPIODEN (def=0x0) // I/O port D clock enable This bit is set and cleared by software.
    • [4]GPIOEEN (def=0x0) // I/O port E clock enable This bit is set and cleared by software.
    • [5]GPIOFEN (def=0x0) // I/O port F clock enable This bit is set and cleared by software. Note: This bit is only available o
    • [6]GPIOGEN (def=0x0) // I/O port G clock enable This bit is set and cleared by software.
    • [7]GPIOHEN (def=0x0) // I/O port H clock enable This bit is set and cleared by software.
    • [8]GPIOIEN (def=0x0) // I/O port I clock enable This bit is set and cleared by software. Note: This bit is only available o
    • [9]GPIOJEN (def=0x0) // I/O port J clock enable This bit is set and cleared by software. Note: This bit is only available o
    • [10]ADC12EN (def=0x0) // ADC1 and ADC2 clock enable This bit is set and cleared by software. Note: This bit impacts ADC1 in
    • [12]DCMI_PSSIEN (def=0x0) // DCMI and PSSI clock enable This bit is set and cleared by software.
    • [14]OTGEN (def=0x0) // OTG_FS or OTG_HS clock enable This bit is set and cleared by software. Note: This bit is only avail
    • [15]OTGHSPHYEN (def=0x0) // OTG_HS PHY clock enable This bit is set and cleared by software. Note: This bit is only available o
    • [16]AESEN (def=0x0) // AES clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [17]HASHEN (def=0x0) // HASH clock enable This bit is set and cleared by software
    • [18]RNGEN (def=0x0) // RNG clock enable This bit is set and cleared by software.
    • [19]PKAEN (def=0x0) // PKA clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [20]SAESEN (def=0x0) // SAES clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [21]OCTOSPIMEN (def=0x0) // OCTOSPIM clock enable This bit is set and cleared by software. Note: This bit is only available on
    • [23]OTFDEC1EN (def=0x0) // OTFDEC1 clock enable This bit is set and cleared by software. Note: This bit is only available on s
    • [24]OTFDEC2EN (def=0x0) // OTFDEC2 clock enable This bit is set and cleared by software. Note: This bit is only available on s
    • [27]SDMMC1EN (def=0x0) // SDMMC1 clock enable This bit is set and cleared by software.
    • [28]SDMMC2EN (def=0x0) // SDMMC2 clock enable This bit is set and cleared by software. Note: This bit is only available on so
    • [30]SRAM2EN (def=0x1) // SRAM2 clock enable This bit is set and reset by software.
    • [31]SRAM3EN (def=0x1) // SRAM3 clock enable This bit is set and reset by software. Note: This bit is only available on some
  • 0x56020C90RCC_AHB2ENR2// RCC AHB2 peripheral clock enable register 2

    • [0]FSMCEN (def=0x0) // FSMC clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [4]OCTOSPI1EN (def=0x0) // OCTOSPI1 clock enable This bit is set and cleared by software.
    • [8]OCTOSPI2EN (def=0x0) // OCTOSPI2 clock enable This bit is set and cleared by software. Note: This bit is only available on
    • [12]HSPI1EN (def=0x0) // HSPI1 clock enable This bit is set and cleared by software. Note: This bit is only available on som
    • [30]SRAM6EN (def=0x0) // SRAM6 clock enable This bit is set and reset by software. Note: This bit is only available on some
    • [31]SRAM5EN (def=0x1) // SRAM5 clock enable This bit is set and reset by software. Note: This bit is only available on some
  • 0x56020C94RCC_AHB3ENR// RCC AHB3 peripheral clock enable register

    • [0]LPGPIO1EN (def=0x0) // LPGPIO1 enable This bit is set and cleared by software.
    • [2]PWREN (def=0x0) // PWR clock enable This bit is set and cleared by software.
    • [5]ADC4EN (def=0x0) // ADC4 clock enable This bit is set and cleared by software.
    • [6]DAC1EN (def=0x0) // DAC1 clock enable This bit is set and cleared by software.
    • [9]LPDMA1EN (def=0x0) // LPDMA1 clock enable This bit is set and cleared by software.
    • [10]ADF1EN (def=0x0) // ADF1 clock enable This bit is set and cleared by software.
    • [12]GTZC2EN (def=0x0) // GTZC2 clock enable This bit is set and cleared by software.
    • [31]SRAM4EN (def=0x1) // SRAM4 clock enable This bit is set and reset by software.
  • 0x56020C9CRCC_APB1ENR1// RCC APB1 peripheral clock enable register 1

    • [0]TIM2EN (def=0x0) // TIM2 clock enable This bit is set and cleared by software.
    • [1]TIM3EN (def=0x0) // TIM3 clock enable This bit is set and cleared by software.
    • [2]TIM4EN (def=0x0) // TIM4 clock enable This bit is set and cleared by software.
    • [3]TIM5EN (def=0x0) // TIM5 clock enable This bit is set and cleared by software.
    • [4]TIM6EN (def=0x0) // TIM6 clock enable This bit is set and cleared by software.
    • [5]TIM7EN (def=0x0) // TIM7 clock enable This bit is set and cleared by software.
    • [11]WWDGEN (def=0x0) // WWDG clock enable This bit is set by software to enable the window watchdog clock. It is reset by h
    • [14]SPI2EN (def=0x0) // SPI2 clock enable This bit is set and cleared by software.
    • [17]USART2EN (def=0x0) // USART2 clock enable This bit is set and cleared by software. Note: This bit is only available on so
    • [18]USART3EN (def=0x0) // USART3 clock enable This bit is set and cleared by software.
    • [19]UART4EN (def=0x0) // UART4 clock enable This bit is set and cleared by software.
    • [20]UART5EN (def=0x0) // UART5 clock enable This bit is set and cleared by software.
    • [21]I2C1EN (def=0x0) // I2C1 clock enable This bit is set and cleared by software.
    • [22]I2C2EN (def=0x0) // I2C2 clock enable This bit is set and cleared by software.
    • [24]CRSEN (def=0x0) // CRS clock enable This bit is set and cleared by software.
    • [25]USART6EN (def=0x0) // USART6 clock enable This bit is set and cleared by software. Note: This bit is only available on so
  • 0x56020CA0RCC_APB1ENR2// RCC APB1 peripheral clock enable register 2

    • [1]I2C4EN (def=0x0) // I2C4 clock enable This bit is set and cleared by software
    • [5]LPTIM2EN (def=0x0) // LPTIM2 clock enable This bit is set and cleared by software.
    • [6]I2C5EN (def=0x0) // I2C5 clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [7]I2C6EN (def=0x0) // I2C6 clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [9]FDCAN1EN (def=0x0) // FDCAN1 clock enable This bit is set and cleared by software.
    • [23]UCPD1EN (def=0x0) // UCPD1 clock enable This bit is set and cleared by software. Note: This bit is only available on som
  • 0x56020CA4RCC_APB2ENR// RCC APB2 peripheral clock enable register

    • [11]TIM1EN (def=0x0) // TIM1 clock enable This bit is set and cleared by software.
    • [12]SPI1EN (def=0x0) // SPI1 clock enable This bit is set and cleared by software.
    • [13]TIM8EN (def=0x0) // TIM8 clock enable This bit is set and cleared by software.
    • [14]USART1EN (def=0x0) // USART1clock enable This bit is set and cleared by software.
    • [16]TIM15EN (def=0x0) // TIM15 clock enable This bit is set and cleared by software.
    • [17]TIM16EN (def=0x0) // TIM16 clock enable This bit is set and cleared by software.
    • [18]TIM17EN (def=0x0) // TIM17 clock enable This bit is set and cleared by software.
    • [21]SAI1EN (def=0x0) // SAI1 clock enable This bit is set and cleared by software.
    • [22]SAI2EN (def=0x0) // SAI2 clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [24]USBEN (def=0x0) // USB clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [25]GFXTIMEN (def=0x0) // GFXTIM clock enable This bit is set and cleared by software. Note: This bit is only available on so
    • [26]LTDCEN (def=0x0) // LTDC clock enable This bit is set and cleared by software. Note: This bit is only available on some
    • [27]DSIEN (def=0x0) // DSI clock enable This bit is set and cleared by software. Note: This bit is only available on some
  • 0x56020CA8RCC_APB3ENR// RCC APB3 peripheral clock enable register

    • [1]SYSCFGEN (def=0x0) // SYSCFG clock enable This bit is set and cleared by software.
    • [5]SPI3EN (def=0x0) // SPI3 clock enable This bit is set and cleared by software.
    • [6]LPUART1EN (def=0x0) // LPUART1 clock enable This bit is set and cleared by software.
    • [7]I2C3EN (def=0x0) // I2C3 clock enable This bit is set and cleared by software.
    • [11]LPTIM1EN (def=0x0) // LPTIM1 clock enable This bit is set and cleared by software.
    • [12]LPTIM3EN (def=0x0) // LPTIM3 clock enable This bit is set and cleared by software.
    • [13]LPTIM4EN (def=0x0) // LPTIM4 clock enable This bit is set and cleared by software.
    • [14]OPAMPEN (def=0x0) // OPAMP clock enable This bit is set and cleared by software.
    • [15]COMPEN (def=0x0) // COMP clock enable This bit is set and cleared by software.
    • [20]VREFEN (def=0x0) // VREFBUF clock enable This bit is set and cleared by software.
    • [21]RTCAPBEN (def=0x0) // RTC and TAMP APB clock enable This bit is set and cleared by software.
  • 0x56020CB0RCC_AHB1SMENR// RCC AHB1 peripheral clock enable in Sleep and Stop modes register

    • [0]GPDMA1SMEN (def=0x1) // GPDMA1 clocks enable during Sleep and Stop modes This bit is set and cleared by software. Note: Thi
    • [1]CORDICSMEN (def=0x1) // CORDIC clocks enable during Sleep and Stop modes This bit is set and cleared by software during Sle
    • [2]FMACSMEN (def=0x1) // FMAC clocks enable during Sleep and Stop modes. This bit is set and cleared by software.
    • [3]MDF1SMEN (def=0x1) // MDF1 clocks enable during Sleep and Stop modes. This bit is set and cleared by software. Note: This
    • [8]FLASHSMEN (def=0x1) // FLASH clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [12]CRCSMEN (def=0x1) // CRC clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [15]JPEGSMEN (def=0x1) // JPEG clocks enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [16]TSCSMEN (def=0x1) // TSC clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [17]RAMCFGSMEN (def=0x1) // RAMCFG clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [18]DMA2DSMEN (def=0x1) // DMA2D clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [19]GFXMMUSMEN (def=0x1) // GFXMMU clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [20]GPU2DSMEN (def=0x1) // GPU2D clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [21]DCACHE2SMEN (def=0x1) // DCACHE2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: Thi
    • [24]GTZC1SMEN (def=0x1) // GTZC1 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [28]BKPSRAMSMEN (def=0x1) // BKPSRAM clock enable during Sleep and Stop modes This bit is set and cleared by software
    • [29]ICACHESMEN (def=0x1) // ICACHE clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [30]DCACHE1SMEN (def=0x1) // DCACHE1 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [31]SRAM1SMEN (def=0x1) // SRAM1 clock enable during Sleep and Stop modes This bit is set and cleared by software.
  • 0x56020CB4RCC_AHB2SMENR1// RCC AHB2 peripheral clock enable in Sleep and Stop modes register 1

    • [0]GPIOASMEN (def=0x1) // I/O port A clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [1]GPIOBSMEN (def=0x1) // I/O port B clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [2]GPIOCSMEN (def=0x1) // I/O port C clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [3]GPIODSMEN (def=0x1) // I/O port D clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [4]GPIOESMEN (def=0x1) // I/O port E clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [5]GPIOFSMEN (def=0x1) // I/O port F clocks enable during Sleep and Stop modes This bit is set and cleared by software. Note:
    • [6]GPIOGSMEN (def=0x1) // I/O port G clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [7]GPIOHSMEN (def=0x1) // I/O port H clocks enable during Sleep and Stop modes This bit is set and cleared by software.
    • [8]GPIOISMEN (def=0x1) // I/O port I clocks enable during Sleep and Stop modes This bit is set and cleared by software. Note:
    • [9]GPIOJSMEN (def=0x1) // I/O port J clock enable during Sleep and Stop modes This bit is set and cleared by software. Note:
    • [10]ADC12SMEN (def=0x1) // ADC1 and ADC2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Not
    • [12]DCMI_PSSISMEN (def=0x1) // DCMI and PSSI clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [14]OTGSMEN (def=0x1) // OTG_FS and OTG_HS clocks enable during Sleep and Stop modes This bit is set and cleared by software
    • [15]OTGHSPHYSMEN (def=0x1) // OTG_HS PHY clock enable during Sleep and Stop modes This bit is set and cleared by software Note: T
    • [16]AESSMEN (def=0x1) // AES clock enable during Sleep and Stop modes This bit is set and cleared by software Note: This bit
    • [17]HASHSMEN (def=0x1) // HASH clock enable during Sleep and Stop modes This bit is set and cleared by software
    • [18]RNGSMEN (def=0x1) // RNG clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [19]PKASMEN (def=0x1) // PKA clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This bi
    • [20]SAESSMEN (def=0x1) // SAES accelerator clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [21]OCTOSPIMSMEN (def=0x1) // OCTOSPIM clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: Th
    • [23]OTFDEC1SMEN (def=0x1) // OTFDEC1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: Thi
    • [24]OTFDEC2SMEN (def=0x1) // OTFDEC2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: Thi
    • [27]SDMMC1SMEN (def=0x1) // SDMMC1 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [28]SDMMC2SMEN (def=0x1) // SDMMC2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [30]SRAM2SMEN (def=0x1) // SRAM2 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [31]SRAM3SMEN (def=0x1) // SRAM3 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
  • 0x56020CB8RCC_AHB2SMENR2// RCC AHB2 peripheral clock enable in Sleep and Stop modes register 2

    • [0]FSMCSMEN (def=0x1) // FSMC clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [4]OCTOSPI1SMEN (def=0x1) // OCTOSPI1 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [8]OCTOSPI2SMEN (def=0x1) // OCTOSPI2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: Th
    • [12]HSPI1SMEN (def=0x1) // HSPI1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [30]SRAM6SMEN (def=0x1) // SRAM6 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [31]SRAM5SMEN (def=0x1) // SRAM5 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
  • 0x56020CBCRCC_AHB3SMENR// RCC AHB3 peripheral clock enable in Sleep and Stop modes register

    • [0]LPGPIO1SMEN (def=0x1) // LPGPIO1 enable during Sleep and Stop modes This bit is set and cleared by software.
    • [2]PWRSMEN (def=0x1) // PWR clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [5]ADC4SMEN (def=0x1) // ADC4 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [6]DAC1SMEN (def=0x1) // DAC1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [9]LPDMA1SMEN (def=0x1) // LPDMA1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [10]ADF1SMEN (def=0x1) // ADF1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [12]GTZC2SMEN (def=0x1) // GTZC2 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [31]SRAM4SMEN (def=0x1) // SRAM4 clock enable during Sleep and Stop modes This bit is set and cleared by software.
  • 0x56020CC4RCC_APB1SMENR1// RCC APB1 peripheral clock enable in Sleep and Stop modes register 1

    • [0]TIM2SMEN (def=0x1) // TIM2 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [1]TIM3SMEN (def=0x1) // TIM3 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [2]TIM4SMEN (def=0x1) // TIM4 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [3]TIM5SMEN (def=0x1) // TIM5 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [4]TIM6SMEN (def=0x1) // TIM6 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [5]TIM7SMEN (def=0x1) // TIM7 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [11]WWDGSMEN (def=0x1) // Window watchdog clock enable during Sleep and Stop modes This bit is set and cleared by software. I
    • [14]SPI2SMEN (def=0x1) // SPI2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [17]USART2SMEN (def=0x1) // USART2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [18]USART3SMEN (def=0x1) // USART3 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [19]UART4SMEN (def=0x1) // UART4 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [20]UART5SMEN (def=0x1) // UART5 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [21]I2C1SMEN (def=0x1) // I2C1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [22]I2C2SMEN (def=0x1) // I2C2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [24]CRSSMEN (def=0x1) // CRS clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [25]USART6SMEN (def=0x1) // USART6 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
  • 0x56020CC8RCC_APB1SMENR2// RCC APB1 peripheral clocks enable in Sleep and Stop modes register 2

    • [1]I2C4SMEN (def=0x1) // I2C4 clock enable during Sleep and Stop modes This bit is set and cleared by software Note: This bi
    • [5]LPTIM2SMEN (def=0x1) // LPTIM2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [6]I2C5SMEN (def=0x1) // I2C5 clock enable during Sleep and Stop modes This bit is set and cleared by software Note: This bi
    • [7]I2C6SMEN (def=0x1) // I2C6 clock enable during Sleep and Stop modes This bit is set and cleared by software Note: This bi
    • [9]FDCAN1SMEN (def=0x1) // FDCAN1 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [23]UCPD1SMEN (def=0x1) // UCPD1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
  • 0x56020CCCRCC_APB2SMENR// RCC APB2 peripheral clocks enable in Sleep and Stop modes register

    • [11]TIM1SMEN (def=0x1) // TIM1 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [12]SPI1SMEN (def=0x1) // SPI1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [13]TIM8SMEN (def=0x1) // TIM8 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [14]USART1SMEN (def=0x1) // USART1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [16]TIM15SMEN (def=0x1) // TIM15 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [17]TIM16SMEN (def=0x1) // TIM16 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [18]TIM17SMEN (def=0x1) // TIM17 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [21]SAI1SMEN (def=0x1) // SAI1 clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [22]SAI2SMEN (def=0x1) // SAI2 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [24]USBSMEN (def=0x1) // USB clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This bi
    • [25]GFXTIMSMEN (def=0x1) // GFXTIM clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [26]LTDCSMEN (def=0x1) // LTDC clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [27]DSISMEN (def=0x1) // DSI clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This bi
  • 0x56020CD0RCC_APB3SMENR// RCC APB3 peripheral clock enable in Sleep and Stop modes register

    • [1]SYSCFGSMEN (def=0x1) // SYSCFG clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [5]SPI3SMEN (def=0x1) // SPI3 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [6]LPUART1SMEN (def=0x1) // LPUART1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: Thi
    • [7]I2C3SMEN (def=0x1) // I2C3 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This b
    • [11]LPTIM1SMEN (def=0x1) // LPTIM1 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [12]LPTIM3SMEN (def=0x1) // LPTIM3 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [13]LPTIM4SMEN (def=0x1) // LPTIM4 clock enable during Sleep and Stop modes This bit is set and cleared by software. Note: This
    • [14]OPAMPSMEN (def=0x1) // OPAMP clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [15]COMPSMEN (def=0x1) // COMP clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [20]VREFSMEN (def=0x1) // VREFBUF clock enable during Sleep and Stop modes This bit is set and cleared by software.
    • [21]RTCAPBSMEN (def=0x1) // RTC and TAMP APB clock enable during Sleep and Stop modes This bit is set and cleared by software.
  • 0x56020CD8RCC_SRDAMR// RCC SmartRun domain peripheral autonomous mode register

    • [5]SPI3AMEN (def=0x0) // SPI3 autonomous mode enable in Stop 0,1, 2 mode This bit is set and cleared by software. Note: This
    • [6]LPUART1AMEN (def=0x0) // LPUART1 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: Th
    • [7]I2C3AMEN (def=0x0) // I2C3 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: This
    • [11]LPTIM1AMEN (def=0x0) // LPTIM1 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: Thi
    • [12]LPTIM3AMEN (def=0x0) // LPTIM3 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: Thi
    • [13]LPTIM4AMEN (def=0x0) // LPTIM4 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: Thi
    • [14]OPAMPAMEN (def=0x0) // OPAMP autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software.
    • [15]COMPAMEN (def=0x0) // COMP autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software.
    • [20]VREFAMEN (def=0x0) // VREFBUF autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software.
    • [21]RTCAPBAMEN (def=0x0) // RTC and TAMP autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Not
    • [25]ADC4AMEN (def=0x0) // ADC4 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: This
    • [26]LPGPIO1AMEN (def=0x0) // LPGPIO1 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software.
    • [27]DAC1AMEN (def=0x0) // DAC1 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: This
    • [28]LPDMA1AMEN (def=0x0) // LPDMA1 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: Thi
    • [29]ADF1AMEN (def=0x0) // ADF1 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software. Note: This
    • [31]SRAM4AMEN (def=0x0) // SRAM4 autonomous mode enable in Stop 0/1/2 mode This bit is set and cleared by software.
  • 0x56020CE0RCC_CCIPR1// RCC peripherals independent clock configuration register 1

    • [0:1]USART1SEL (def=0x0) // USART1 kernel clock source selection These bits are used to select the USART1 kernel clock source.
    • [2:3]USART2SEL (def=0x0) // USART2 kernel clock source selection These bits are used to select the USART2 kernel clock source.
    • [4:5]USART3SEL (def=0x0) // USART3 kernel clock source selection These bits are used to select the USART3 kernel clock source.
    • [6:7]UART4SEL (def=0x0) // UART4 kernel clock source selection These bits are used to select the UART4 kernel clock source. No
    • [8:9]UART5SEL (def=0x0) // UART5 kernel clock source selection These bits are used to select the UART5 kernel clock source. No
    • [10:11]I2C1SEL (def=0x0) // I2C1 kernel clock source selection These bits are used to select the I2C1 kernel clock source. Note
    • [12:13]I2C2SEL (def=0x0) // I2C2 kernel clock source selection These bits are used to select the I2C2 kernel clock source. Note
    • [14:15]I2C4SEL (def=0x0) // I2C4 kernel clock source selection These bits are used to select the I2C4 kernel clock source. Note
    • [16:17]SPI2SEL (def=0x0) // SPI2 kernel clock source selection These bits are used to select the SPI2 kernel clock source. Note
    • [18:19]LPTIM2SEL (def=0x0) // Low-power timer 2 kernel clock source selection These bits are used to select the LPTIM2 kernel clo
    • [20:21]SPI1SEL (def=0x0) // SPI1 kernel clock source selection These bits are used to select the SPI1 kernel clock source. Note
    • [22:23]SYSTICKSEL (def=0x0) // SysTick clock source selection These bits are used to select the SysTick clock source. Note: When L
    • [24:25]FDCAN1SEL (def=0x0) // FDCAN1 kernel clock source selection These bits are used to select the FDCAN1 kernel clock source.
    • [26:27]ICLKSEL (def=0x0) // Intermediate clock source selection These bits are used to select the clock source for the OTG_FS,
    • [29:31]TIMICSEL (def=0x0) // Clock sources for TIM16,TIM17, and LPTIM2 internal input capture When TIMICSEL2 is set, the TIM16,
  • 0x56020CE4RCC_CCIPR2// RCC peripherals independent clock configuration register 2

    • [0:2]MDF1SEL (def=0x0) // MDF1 kernel clock source selection These bits are used to select the MDF1 kernel clock source. othe
    • [5:7]SAI1SEL (def=0x0) // SAI1 kernel clock source selection These bits are used to select the SAI1 kernel clock source. othe
    • [8:10]SAI2SEL (def=0x0) // SAI2 kernel clock source selection These bits are used to select the SAI2 kernel clock source. othe
    • [11]SAESSEL (def=0x0) // SAES kernel clock source selection This bit is used to select the SAES kernel clock source. Note: T
    • [12:13]RNGSEL (def=0x0) // RNG kernel clock source selection These bits are used to select the RNG kernel clock source.
    • [14]SDMMCSEL (def=0x0) // SDMMC1 and SDMMC2 kernel clock source selection This bit is used to select the SDMMC kernel clock s
    • [15]DSISEL (def=0x0) // DSI kernel clock source selection This bit is used to select the DSI kernel clock source. This bit
    • [16:17]USART6SEL (def=0x0) // USART6 kernel clock source selection These bits are used to select the USART6 kernel clock source.
    • [18]LTDCSEL (def=0x0) // LTDC kernel clock source selection This bit is used to select the LTDC kernel clock source. Note: T
    • [20:21]OCTOSPISEL (def=0x0) // OCTOSPI1 and OCTOSPI2 kernel clock source selection These bits are used to select the OCTOSPI1 and
    • [22:23]HSPI1SEL (def=0x0) // HSPI1 kernel clock source selection These bits are used to select the HSPI1 kernel clock source. No
    • [24:25]I2C5SEL (def=0x0) // I2C5 kernel clock source selection These bits are used to select the I2C5 kernel clock source. The
    • [26:27]I2C6SEL (def=0x0) // I2C6 kernel clock source selection These bits are used to select the I2C6 kernel clock source. The
    • [30:31]OTGHSSEL (def=0x0) // OTG_HS PHY kernel clock source selection These bits are used to select the OTG_HS PHY kernel clock
  • 0x56020CE8RCC_CCIPR3// RCC peripherals independent clock configuration register 3

    • [0:2]LPUART1SEL (def=0x0) // LPUART1 kernel clock source selection These bits are used to select the LPUART1 kernel clock source
    • [3:4]SPI3SEL (def=0x0) // SPI3 kernel clock source selection These bits are used to select the SPI3 kernel clock source. Note
    • [6:7]I2C3SEL (def=0x0) // I2C3 kernel clock source selection These bits are used to select the I2C3 kernel clock source. Note
    • [8:9]LPTIM34SEL (def=0x0) // LPTIM3 and LPTIM4 kernel clock source selection These bits are used to select the LPTIM3 and LPTIM4
    • [10:11]LPTIM1SEL (def=0x0) // LPTIM1 kernel clock source selection These bits are used to select the LPTIM1 kernel clock source.
    • [12:14]ADCDACSEL (def=0x0) // ADC1, ADC2, ADC4 and DAC1 kernel clock source selection These bits are used to select the ADC1, ADC
    • [15]DAC1SEL (def=0x0) // DAC1 sample-and-hold clock source selection This bit is used to select the DAC1 sample-and-hold clo
    • [16:18]ADF1SEL (def=0x0) // ADF1 kernel clock source selection These bits are used to select the ADF1 kernel clock source. othe
  • 0x56020CF0RCC_BDCR// RCC backup domain control register

    • [0]LSEON (def=0x0) // LSE oscillator enable This bit is set and cleared by software.
    • [1]LSERDY (def=0x0) // LSE oscillator ready This bit is set and cleared by hardware to indicate when the external 32�kHz
    • [2]LSEBYP (def=0x0) // LSE oscillator bypass This bit is set and cleared by software to bypass oscillator in debug mode. I
    • [3:4]LSEDRV (def=0x0) // LSE oscillator drive capability This bitfield is set by software to modulate the drive capability o
    • [5]LSECSSON (def=0x0) // CSS on LSE enable This bit is set by software to enable the CSS on LSE. It must be enabled after th
    • [6]LSECSSD (def=0x0) // CSS on LSE failure detection This bit is set by hardware to indicate when a failure is detected by
    • [7]LSESYSEN (def=0x0) // LSE system clock (LSESYS) enable This bit is set by software to enable always the LSE system clock
    • [8:9]RTCSEL (def=0x0) // RTC and TAMP clock source selection This bit is set by software to select the clock source for the
    • [11]LSESYSRDY (def=0x0) // LSE system clock (LSESYS) ready This bit is set and cleared by hardware to indicate when the LSE sy
    • [12]LSEGFON (def=0x0) // LSE clock glitch filter enable This bit is set and cleared by hardware to enable the LSE glitch fil
    • [15]RTCEN (def=0x0) // RTC and TAMP clock enable This bit is set and cleared by software.
    • [16]BDRST (def=0x0) // Backup domain software reset This bit is set and cleared by software.
    • [24]LSCOEN (def=0x0) // Low-speed clock output (LSCO) enable This bit is set and cleared by software.
    • [25]LSCOSEL (def=0x0) // Low-speed clock output selection This bit is set and cleared by software.
    • [26]LSION (def=0x0) // LSI oscillator enable This bit is set and cleared by software. The LSI oscillator is disabled 60�
    • [27]LSIRDY (def=0x0) // LSI oscillator ready This bit is set and cleared by hardware to indicate when the LSI oscillator is
    • [28]LSIPREDIV (def=0x0) // Low-speed clock divider configuration This bit is set and cleared by software to enable the LSI div
  • 0x56020CF4RCC_CSR// RCC control/status register

    • [8:11]MSIKSRANGE (def=0x4) // MSIK range after Standby mode This bit is set by software to chose the MSIK frequency at startup. I
    • [12:15]MSISSRANGE (def=0x4) // MSIS range after Standby mode This bitfield is set by software to chose the MSIS frequency at start
    • [23]RMVF (def=0x0) // Remove reset flag This bit is set by software to clear the reset flags.
    • [25]OBLRSTF (def=0x0) // Option-byte loader reset flag This bit is set by hardware when a reset from the option-byte loading
    • [26]PINRSTF (def=0x1) // NRST pin reset flag This bit is set by hardware when a reset from the NRST pin occurs. It is cleare
    • [27]BORRSTF (def=0x1) // Brownout reset or an exit from Shutdown mode reset flag This bit is set by hardware when a brownout
    • [28]SFTRSTF (def=0x0) // Software reset flag This bit is set by hardware when a software reset occurs. It is cleared by writ
    • [29]IWDGRSTF (def=0x0) // Independent watchdog reset flag This bit is set by hardware when an independent watchdog reset doma
    • [30]WWDGRSTF (def=0x0) // Window watchdog reset flag This bit is set by hardware when a window watchdog reset occurs. It is c
    • [31]LPWRRSTF (def=0x0) // Low-power reset flag This bit is set by hardware when a reset occurs due to a Stop, Standby, or Shu
  • 0x56020D10RCC_SECCFGR// RCC secure configuration register

    • [0]HSISEC (def=0x0) // HSI clock configuration and status bit security This bit is set and reset by software.
    • [1]HSESEC (def=0x0) // HSE clock configuration bits, status bit and HSE_CSS security This bit is set and reset by software
    • [2]MSISEC (def=0x0) // MSI clock configuration and status bit security This bit is set and reset by software.
    • [3]LSISEC (def=0x0) // LSI clock configuration and status bit security This bit is set and reset by software.
    • [4]LSESEC (def=0x0) // LSE clock configuration and status bit security This bit is set and reset by software.
    • [5]SYSCLKSEC (def=0x0) // SYSCLK clock selection, STOPWUCK bit, clock output on MCO configuration security This bit is set an
    • [6]PRESCSEC (def=0x0) // AHBx/APBx prescaler configuration bits security This bit is set and reset by software.
    • [7]PLL1SEC (def=0x0) // PLL1 clock configuration and status bit security This bit is set and reset by software.
    • [8]PLL2SEC (def=0x0) // PLL2 clock configuration and status bit security Set and reset by software.
    • [9]PLL3SEC (def=0x0) // PLL3 clock configuration and status bit security This bit is set and reset by software.
    • [10]ICLKSEC (def=0x0) // Intermediate clock source selection security This bit is set and reset by software.
    • [11]HSI48SEC (def=0x0) // HSI48 clock configuration and status bit security This bit is set and reset by software.
    • [12]RMVFSEC (def=0x0) // Remove reset flag security This bit is set and reset by software.
  • 0x56020D14RCC_PRIVCFGR// RCC privilege configuration register

    • [0]SPRIV (def=0x0) // RCC secure function privilege configuration This bit is set and reset by software. It can be writte
    • [1]NSPRIV (def=0x0) // RCC non-secure function privilege configuration This bit is set and reset by software. It can be wr
• 0x420C0800RNG// Random number generator

  • 0x420C0800CR// control register

    • [31]CONFIGLOCK (def=0x0) // RNG Config Lock
    • [30]CONDRST (def=0x0) // Conditioning soft reset
    • [20:25]RNG_CONFIG1 (def=0x0) // RNG configuration 1
    • [16:19]CLKDIV (def=0x0) // Clock divider factor
    • [13:15]RNG_CONFIG2 (def=0x0) // RNG configuration 2
    • [12]NISTC (def=0x0) // Non NIST compliant
    • [8:11]RNG_CONFIG3 (def=0x0) // RNG configuration 3
    • [7]ARDIS (def=0x0) // Auto reset disable
    • [5]CED (def=0x0) // Clock error detection
    • [3]IE (def=0x0) // Interrupt Enable
    • [2]RNGEN (def=0x0) // True random number generator enable
  • 0x420C0804SR// status register

    • [6]SEIS (def=0x0) // Seed error interrupt status
    • [5]CEIS (def=0x0) // Clock error interrupt status
    • [2]SECS (def=0x0) // Seed error current status
    • [1]CECS (def=0x0) // Clock error current status
    • [0]DRDY (def=0x0) // Data ready
  • 0x420C0808DR// data register

    • [0:31]RNDATA (def=0x0) // Random data
  • 0x420C0810HTCR// health test control register

    • [0:31]HTCFG (def=0x6274) // health test configuration
  interrupts:
  • [94] RNG // RNG global interrupt
• 0x520C0800SEC_RNG//

  • 0x520C0800CR// control register

    • [31]CONFIGLOCK (def=0x0) // RNG Config Lock
    • [30]CONDRST (def=0x0) // Conditioning soft reset
    • [20:25]RNG_CONFIG1 (def=0x0) // RNG configuration 1
    • [16:19]CLKDIV (def=0x0) // Clock divider factor
    • [13:15]RNG_CONFIG2 (def=0x0) // RNG configuration 2
    • [12]NISTC (def=0x0) // Non NIST compliant
    • [8:11]RNG_CONFIG3 (def=0x0) // RNG configuration 3
    • [7]ARDIS (def=0x0) // Auto reset disable
    • [5]CED (def=0x0) // Clock error detection
    • [3]IE (def=0x0) // Interrupt Enable
    • [2]RNGEN (def=0x0) // True random number generator enable
  • 0x520C0804SR// status register

    • [6]SEIS (def=0x0) // Seed error interrupt status
    • [5]CEIS (def=0x0) // Clock error interrupt status
    • [2]SECS (def=0x0) // Seed error current status
    • [1]CECS (def=0x0) // Clock error current status
    • [0]DRDY (def=0x0) // Data ready
  • 0x520C0808DR// data register

    • [0:31]RNDATA (def=0x0) // Random data
  • 0x520C0810HTCR// health test control register

    • [0:31]HTCFG (def=0x6274) // health test configuration
• 0x46007800RTC// Real-time clock

  • 0x46007800TR// time register

    • [22]PM (def=0x0) // AM/PM notation
    • [20:21]HT (def=0x0) // Hour tens in BCD format
    • [16:19]HU (def=0x0) // Hour units in BCD format
    • [12:14]MNT (def=0x0) // Minute tens in BCD format
    • [8:11]MNU (def=0x0) // Minute units in BCD format
    • [4:6]ST (def=0x0) // Second tens in BCD format
    • [0:3]SU (def=0x0) // Second units in BCD format
  • 0x46007804DR// date register

    • [20:23]YT (def=0x0) // Year tens in BCD format
    • [16:19]YU (def=0x0) // Year units in BCD format
    • [13:15]WDU (def=0x1) // Week day units
    • [12]MT (def=0x0) // Month tens in BCD format
    • [8:11]MU (def=0x1) // Month units in BCD format
    • [4:5]DT (def=0x0) // Date tens in BCD format
    • [0:3]DU (def=0x1) // Date units in BCD format
  • 0x46007808SSR// RTC sub second register

    • [0:31]SS (def=0x0) // SS
  • 0x4600780CICSR// RTC initialization control and status register

    • [2]WUTWF (def=0x1) // Wakeup timer write flag
    • [3]SHPF (def=0x0) // Shift operation pending
    • [4]INITS (def=0x0) // Initialization status flag
    • [5]RSF (def=0x0) // Registers synchronization flag
    • [6]INITF (def=0x0) // Initialization flag
    • [7]INIT (def=0x0) // Initialization mode
    • [8:9]BIN (def=0x0) // BIN
    • [10:12]BCDU (def=0x0) // BCDU
    • [16]RECALPF (def=0x0) // Recalibration pending Flag
  • 0x46007810PRER// prescaler register

    • [16:22]PREDIV_A (def=0x7F) // Asynchronous prescaler factor
    • [0:14]PREDIV_S (def=0xFF) // Synchronous prescaler factor
  • 0x46007814WUTR// wakeup timer register

    • [0:15]WUT (def=0xFFFF) // Wakeup auto-reload value bits
    • [16:31]WUTOCLR (def=0x0) // WUTOCLR
  • 0x46007818CR// RTC control register

    • [0:2]WUCKSEL (def=0x0) // WUCKSEL
    • [3]TSEDGE (def=0x0) // TSEDGE
    • [4]REFCKON (def=0x0) // REFCKON
    • [5]BYPSHAD (def=0x0) // BYPSHAD
    • [6]FMT (def=0x0) // FMT
    • [7]SSRUIE (def=0x0) // SSRUIE
    • [8]ALRAE (def=0x0) // ALRAE
    • [9]ALRBE (def=0x0) // ALRBE
    • [10]WUTE (def=0x0) // WUTE
    • [11]TSE (def=0x0) // TSE
    • [12]ALRAIE (def=0x0) // ALRAIE
    • [13]ALRBIE (def=0x0) // ALRBIE
    • [14]WUTIE (def=0x0) // WUTIE
    • [15]TSIE (def=0x0) // TSIE
    • [16]ADD1H (def=0x0) // ADD1H
    • [17]SUB1H (def=0x0) // SUB1H
    • [18]BKP (def=0x0) // BKP
    • [19]COSEL (def=0x0) // COSEL
    • [20]POL (def=0x0) // POL
    • [21:22]OSEL (def=0x0) // OSEL
    • [23]COE (def=0x0) // COE
    • [24]ITSE (def=0x0) // ITSE
    • [25]TAMPTS (def=0x0) // TAMPTS
    • [26]TAMPOE (def=0x0) // TAMPOE
    • [27]ALRAFCLR (def=0x0) // ALRAFCLR
    • [28]ALRBFCLR (def=0x0) // ALRBFCLR
    • [29]TAMPALRM_PU (def=0x0) // TAMPALRM_PU
    • [30]TAMPALRM_TYPE (def=0x0) // TAMPALRM_TYPE
    • [31]OUT2EN (def=0x0) // OUT2EN
  • 0x4600781CPRIVCR// RTC privilege mode control register

    • [15]PRIV (def=0x0) // PRIV
    • [14]INITPRIV (def=0x0) // INITPRIV
    • [13]CALPRIV (def=0x0) // CALPRIV
    • [3]TSPRIV (def=0x0) // TSPRIV
    • [2]WUTPRIV (def=0x0) // WUTPRIV
    • [1]ALRBPRIV (def=0x0) // ALRBPRIV
    • [0]ALRAPRIV (def=0x0) // ALRAPRIV
  • 0x46007820SECCFGR// RTC secure mode control register

    • [15]SEC (def=0x0) // SEC
    • [14]INITSEC (def=0x0) // INITSEC
    • [13]CALSEC (def=0x0) // CALSEC
    • [3]TSSEC (def=0x0) // TSSEC
    • [2]WUTSEC (def=0x0) // WUTSEC
    • [1]ALRBSEC (def=0x0) // ALRBSEC
    • [0]ALRASEC (def=0x0) // ALRASEC
  • 0x46007824WPR// write protection register

    • [0:7]KEY (def=0x0) // Write protection key
  • 0x46007828CALR// calibration register

    • [15]CALP (def=0x0) // Increase frequency of RTC by 488.5 ppm
    • [14]CALW8 (def=0x0) // Use an 8-second calibration cycle period
    • [13]CALW16 (def=0x0) // Use a 16-second calibration cycle period
    • [12]LPCAL (def=0x0) // LPCAL
    • [0:8]CALM (def=0x0) // Calibration minus
  • 0x4600782CSHIFTR// shift control register

    • [31]ADD1S (def=0x0) // Add one second
    • [0:14]SUBFS (def=0x0) // Subtract a fraction of a second
  • 0x46007830TSTR// time stamp time register

    • [0:3]SU (def=0x0) // Second units in BCD format
    • [4:6]ST (def=0x0) // Second tens in BCD format
    • [8:11]MNU (def=0x0) // Minute units in BCD format
    • [12:14]MNT (def=0x0) // Minute tens in BCD format
    • [16:19]HU (def=0x0) // Hour units in BCD format
    • [20:21]HT (def=0x0) // Hour tens in BCD format
    • [22]PM (def=0x0) // AM/PM notation
  • 0x46007834TSDR// time stamp date register

    • [13:15]WDU (def=0x0) // Week day units
    • [12]MT (def=0x0) // Month tens in BCD format
    • [8:11]MU (def=0x0) // Month units in BCD format
    • [4:5]DT (def=0x0) // Date tens in BCD format
    • [0:3]DU (def=0x0) // Date units in BCD format
  • 0x46007838TSSSR// timestamp sub second register

    • [0:31]SS (def=0x0) // Sub second value
  • 0x46007840ALRMAR// alarm A register

    • [31]MSK4 (def=0x0) // Alarm A date mask
    • [30]WDSEL (def=0x0) // Week day selection
    • [28:29]DT (def=0x0) // Date tens in BCD format
    • [24:27]DU (def=0x0) // Date units or day in BCD format
    • [23]MSK3 (def=0x0) // Alarm A hours mask
    • [22]PM (def=0x0) // AM/PM notation
    • [20:21]HT (def=0x0) // Hour tens in BCD format
    • [16:19]HU (def=0x0) // Hour units in BCD format
    • [15]MSK2 (def=0x0) // Alarm A minutes mask
    • [12:14]MNT (def=0x0) // Minute tens in BCD format
    • [8:11]MNU (def=0x0) // Minute units in BCD format
    • [7]MSK1 (def=0x0) // Alarm A seconds mask
    • [4:6]ST (def=0x0) // Second tens in BCD format
    • [0:3]SU (def=0x0) // Second units in BCD format
  • 0x46007844ALRMASSR// alarm A sub second register

    • [31]SSCLR (def=0x0) // SSCLR
    • [24:29]MASKSS (def=0x0) // Mask the most-significant bits starting at this bit
    • [0:14]SS (def=0x0) // Sub seconds value
  • 0x46007848ALRMBR// alarm B register

    • [31]MSK4 (def=0x0) // Alarm B date mask
    • [30]WDSEL (def=0x0) // Week day selection
    • [28:29]DT (def=0x0) // Date tens in BCD format
    • [24:27]DU (def=0x0) // Date units or day in BCD format
    • [23]MSK3 (def=0x0) // Alarm B hours mask
    • [22]PM (def=0x0) // AM/PM notation
    • [20:21]HT (def=0x0) // Hour tens in BCD format
    • [16:19]HU (def=0x0) // Hour units in BCD format
    • [15]MSK2 (def=0x0) // Alarm B minutes mask
    • [12:14]MNT (def=0x0) // Minute tens in BCD format
    • [8:11]MNU (def=0x0) // Minute units in BCD format
    • [7]MSK1 (def=0x0) // Alarm B seconds mask
    • [4:6]ST (def=0x0) // Second tens in BCD format
    • [0:3]SU (def=0x0) // Second units in BCD format
  • 0x4600784CALRMBSSR// alarm B sub second register

    • [31]SSCLR (def=0x0) // SSCLR
    • [24:29]MASKSS (def=0x0) // Mask the most-significant bits starting at this bit
    • [0:14]SS (def=0x0) // Sub seconds value
  • 0x46007850SR// RTC status register

    • [0]ALRAF (def=0x0) // ALRAF
    • [1]ALRBF (def=0x0) // ALRBF
    • [2]WUTF (def=0x0) // WUTF
    • [3]TSF (def=0x0) // TSF
    • [4]TSOVF (def=0x0) // TSOVF
    • [5]ITSF (def=0x0) // ITSF
    • [6]SSRUF (def=0x0) // SSRUF
  • 0x46007854MISR// RTC non-secure masked interrupt status register

    • [0]ALRAMF (def=0x0) // ALRAMF
    • [1]ALRBMF (def=0x0) // ALRBMF
    • [2]WUTMF (def=0x0) // WUTMF
    • [3]TSMF (def=0x0) // TSMF
    • [4]TSOVMF (def=0x0) // TSOVMF
    • [5]ITSMF (def=0x0) // ITSMF
    • [6]SSRUMF (def=0x0) // SSRUMF
  • 0x46007858SMISR// RTC secure masked interrupt status register

    • [0]ALRAMF (def=0x0) // ALRAMF
    • [1]ALRBMF (def=0x0) // ALRBMF
    • [2]WUTMF (def=0x0) // WUTMF
    • [3]TSMF (def=0x0) // TSMF
    • [4]TSOVMF (def=0x0) // TSOVMF
    • [5]ITSMF (def=0x0) // ITSMF
    • [6]SSRUMF (def=0x0) // SSRUMF
  • 0x4600785CSCR// RTC status clear register

    • [0]CALRAF (def=0x0) // CALRAF
    • [1]CALRBF (def=0x0) // CALRBF
    • [2]CWUTF (def=0x0) // CWUTF
    • [3]CTSF (def=0x0) // CTSF
    • [4]CTSOVF (def=0x0) // CTSOVF
    • [5]CITSF (def=0x0) // CITSF
    • [6]CSSRUF (def=0x0) // CSSRUF
  • 0x46007870ALRABINR// RTC alarm A binary mode register

    • [0:31]SS (def=0x0) // Synchronous counter alarm value in Binary mode
  • 0x46007874ALRBBINR// RTC alarm B binary mode register

    • [0:31]SS (def=0x0) // Synchronous counter alarm value in Binary mode
  interrupts:
  • [2] RTC // RTC global non-secure interrupts
  • [3] RTC_S // RTC global secure interrupts
• 0x56007800SEC_RTC//

  • 0x56007800TR// time register

    • [22]PM (def=0x0) // AM/PM notation
    • [20:21]HT (def=0x0) // Hour tens in BCD format
    • [16:19]HU (def=0x0) // Hour units in BCD format
    • [12:14]MNT (def=0x0) // Minute tens in BCD format
    • [8:11]MNU (def=0x0) // Minute units in BCD format
    • [4:6]ST (def=0x0) // Second tens in BCD format
    • [0:3]SU (def=0x0) // Second units in BCD format
  • 0x56007804DR// date register

    • [20:23]YT (def=0x0) // Year tens in BCD format
    • [16:19]YU (def=0x0) // Year units in BCD format
    • [13:15]WDU (def=0x1) // Week day units
    • [12]MT (def=0x0) // Month tens in BCD format
    • [8:11]MU (def=0x1) // Month units in BCD format
    • [4:5]DT (def=0x0) // Date tens in BCD format
    • [0:3]DU (def=0x1) // Date units in BCD format
  • 0x56007808SSR// RTC sub second register

    • [0:31]SS (def=0x0) // SS
  • 0x5600780CICSR// RTC initialization control and status register

    • [2]WUTWF (def=0x1) // Wakeup timer write flag
    • [3]SHPF (def=0x0) // Shift operation pending
    • [4]INITS (def=0x0) // Initialization status flag
    • [5]RSF (def=0x0) // Registers synchronization flag
    • [6]INITF (def=0x0) // Initialization flag
    • [7]INIT (def=0x0) // Initialization mode
    • [8:9]BIN (def=0x0) // BIN
    • [10:12]BCDU (def=0x0) // BCDU
    • [16]RECALPF (def=0x0) // Recalibration pending Flag
  • 0x56007810PRER// prescaler register

    • [16:22]PREDIV_A (def=0x7F) // Asynchronous prescaler factor
    • [0:14]PREDIV_S (def=0xFF) // Synchronous prescaler factor
  • 0x56007814WUTR// wakeup timer register

    • [0:15]WUT (def=0xFFFF) // Wakeup auto-reload value bits
    • [16:31]WUTOCLR (def=0x0) // WUTOCLR
  • 0x56007818CR// RTC control register

    • [0:2]WUCKSEL (def=0x0) // WUCKSEL
    • [3]TSEDGE (def=0x0) // TSEDGE
    • [4]REFCKON (def=0x0) // REFCKON
    • [5]BYPSHAD (def=0x0) // BYPSHAD
    • [6]FMT (def=0x0) // FMT
    • [7]SSRUIE (def=0x0) // SSRUIE
    • [8]ALRAE (def=0x0) // ALRAE
    • [9]ALRBE (def=0x0) // ALRBE
    • [10]WUTE (def=0x0) // WUTE
    • [11]TSE (def=0x0) // TSE
    • [12]ALRAIE (def=0x0) // ALRAIE
    • [13]ALRBIE (def=0x0) // ALRBIE
    • [14]WUTIE (def=0x0) // WUTIE
    • [15]TSIE (def=0x0) // TSIE
    • [16]ADD1H (def=0x0) // ADD1H
    • [17]SUB1H (def=0x0) // SUB1H
    • [18]BKP (def=0x0) // BKP
    • [19]COSEL (def=0x0) // COSEL
    • [20]POL (def=0x0) // POL
    • [21:22]OSEL (def=0x0) // OSEL
    • [23]COE (def=0x0) // COE
    • [24]ITSE (def=0x0) // ITSE
    • [25]TAMPTS (def=0x0) // TAMPTS
    • [26]TAMPOE (def=0x0) // TAMPOE
    • [27]ALRAFCLR (def=0x0) // ALRAFCLR
    • [28]ALRBFCLR (def=0x0) // ALRBFCLR
    • [29]TAMPALRM_PU (def=0x0) // TAMPALRM_PU
    • [30]TAMPALRM_TYPE (def=0x0) // TAMPALRM_TYPE
    • [31]OUT2EN (def=0x0) // OUT2EN
  • 0x5600781CPRIVCR// RTC privilege mode control register

    • [15]PRIV (def=0x0) // PRIV
    • [14]INITPRIV (def=0x0) // INITPRIV
    • [13]CALPRIV (def=0x0) // CALPRIV
    • [3]TSPRIV (def=0x0) // TSPRIV
    • [2]WUTPRIV (def=0x0) // WUTPRIV
    • [1]ALRBPRIV (def=0x0) // ALRBPRIV
    • [0]ALRAPRIV (def=0x0) // ALRAPRIV
  • 0x56007820SECCFGR// RTC secure mode control register

    • [15]SEC (def=0x0) // SEC
    • [14]INITSEC (def=0x0) // INITSEC
    • [13]CALSEC (def=0x0) // CALSEC
    • [3]TSSEC (def=0x0) // TSSEC
    • [2]WUTSEC (def=0x0) // WUTSEC
    • [1]ALRBSEC (def=0x0) // ALRBSEC
    • [0]ALRASEC (def=0x0) // ALRASEC
  • 0x56007824WPR// write protection register

    • [0:7]KEY (def=0x0) // Write protection key
  • 0x56007828CALR// calibration register

    • [15]CALP (def=0x0) // Increase frequency of RTC by 488.5 ppm
    • [14]CALW8 (def=0x0) // Use an 8-second calibration cycle period
    • [13]CALW16 (def=0x0) // Use a 16-second calibration cycle period
    • [12]LPCAL (def=0x0) // LPCAL
    • [0:8]CALM (def=0x0) // Calibration minus
  • 0x5600782CSHIFTR// shift control register

    • [31]ADD1S (def=0x0) // Add one second
    • [0:14]SUBFS (def=0x0) // Subtract a fraction of a second
  • 0x56007830TSTR// time stamp time register

    • [0:3]SU (def=0x0) // Second units in BCD format
    • [4:6]ST (def=0x0) // Second tens in BCD format
    • [8:11]MNU (def=0x0) // Minute units in BCD format
    • [12:14]MNT (def=0x0) // Minute tens in BCD format
    • [16:19]HU (def=0x0) // Hour units in BCD format
    • [20:21]HT (def=0x0) // Hour tens in BCD format
    • [22]PM (def=0x0) // AM/PM notation
  • 0x56007834TSDR// time stamp date register

    • [13:15]WDU (def=0x0) // Week day units
    • [12]MT (def=0x0) // Month tens in BCD format
    • [8:11]MU (def=0x0) // Month units in BCD format
    • [4:5]DT (def=0x0) // Date tens in BCD format
    • [0:3]DU (def=0x0) // Date units in BCD format
  • 0x56007838TSSSR// timestamp sub second register

    • [0:31]SS (def=0x0) // Sub second value
  • 0x56007840ALRMAR// alarm A register

    • [31]MSK4 (def=0x0) // Alarm A date mask
    • [30]WDSEL (def=0x0) // Week day selection
    • [28:29]DT (def=0x0) // Date tens in BCD format
    • [24:27]DU (def=0x0) // Date units or day in BCD format
    • [23]MSK3 (def=0x0) // Alarm A hours mask
    • [22]PM (def=0x0) // AM/PM notation
    • [20:21]HT (def=0x0) // Hour tens in BCD format
    • [16:19]HU (def=0x0) // Hour units in BCD format
    • [15]MSK2 (def=0x0) // Alarm A minutes mask
    • [12:14]MNT (def=0x0) // Minute tens in BCD format
    • [8:11]MNU (def=0x0) // Minute units in BCD format
    • [7]MSK1 (def=0x0) // Alarm A seconds mask
    • [4:6]ST (def=0x0) // Second tens in BCD format
    • [0:3]SU (def=0x0) // Second units in BCD format
  • 0x56007844ALRMASSR// alarm A sub second register

    • [31]SSCLR (def=0x0) // SSCLR
    • [24:29]MASKSS (def=0x0) // Mask the most-significant bits starting at this bit
    • [0:14]SS (def=0x0) // Sub seconds value
  • 0x56007848ALRMBR// alarm B register

    • [31]MSK4 (def=0x0) // Alarm B date mask
    • [30]WDSEL (def=0x0) // Week day selection
    • [28:29]DT (def=0x0) // Date tens in BCD format
    • [24:27]DU (def=0x0) // Date units or day in BCD format
    • [23]MSK3 (def=0x0) // Alarm B hours mask
    • [22]PM (def=0x0) // AM/PM notation
    • [20:21]HT (def=0x0) // Hour tens in BCD format
    • [16:19]HU (def=0x0) // Hour units in BCD format
    • [15]MSK2 (def=0x0) // Alarm B minutes mask
    • [12:14]MNT (def=0x0) // Minute tens in BCD format
    • [8:11]MNU (def=0x0) // Minute units in BCD format
    • [7]MSK1 (def=0x0) // Alarm B seconds mask
    • [4:6]ST (def=0x0) // Second tens in BCD format
    • [0:3]SU (def=0x0) // Second units in BCD format
  • 0x5600784CALRMBSSR// alarm B sub second register

    • [31]SSCLR (def=0x0) // SSCLR
    • [24:29]MASKSS (def=0x0) // Mask the most-significant bits starting at this bit
    • [0:14]SS (def=0x0) // Sub seconds value
  • 0x56007850SR// RTC status register

    • [0]ALRAF (def=0x0) // ALRAF
    • [1]ALRBF (def=0x0) // ALRBF
    • [2]WUTF (def=0x0) // WUTF
    • [3]TSF (def=0x0) // TSF
    • [4]TSOVF (def=0x0) // TSOVF
    • [5]ITSF (def=0x0) // ITSF
    • [6]SSRUF (def=0x0) // SSRUF
  • 0x56007854MISR// RTC non-secure masked interrupt status register

    • [0]ALRAMF (def=0x0) // ALRAMF
    • [1]ALRBMF (def=0x0) // ALRBMF
    • [2]WUTMF (def=0x0) // WUTMF
    • [3]TSMF (def=0x0) // TSMF
    • [4]TSOVMF (def=0x0) // TSOVMF
    • [5]ITSMF (def=0x0) // ITSMF
    • [6]SSRUMF (def=0x0) // SSRUMF
  • 0x56007858SMISR// RTC secure masked interrupt status register

    • [0]ALRAMF (def=0x0) // ALRAMF
    • [1]ALRBMF (def=0x0) // ALRBMF
    • [2]WUTMF (def=0x0) // WUTMF
    • [3]TSMF (def=0x0) // TSMF
    • [4]TSOVMF (def=0x0) // TSOVMF
    • [5]ITSMF (def=0x0) // ITSMF
    • [6]SSRUMF (def=0x0) // SSRUMF
  • 0x5600785CSCR// RTC status clear register

    • [0]CALRAF (def=0x0) // CALRAF
    • [1]CALRBF (def=0x0) // CALRBF
    • [2]CWUTF (def=0x0) // CWUTF
    • [3]CTSF (def=0x0) // CTSF
    • [4]CTSOVF (def=0x0) // CTSOVF
    • [5]CITSF (def=0x0) // CITSF
    • [6]CSSRUF (def=0x0) // CSSRUF
  • 0x56007870ALRABINR// RTC alarm A binary mode register

    • [0:31]SS (def=0x0) // Synchronous counter alarm value in Binary mode
  • 0x56007874ALRBBINR// RTC alarm B binary mode register

    • [0:31]SS (def=0x0) // Synchronous counter alarm value in Binary mode
• 0x40015400SAI1// Serial audio interface

  • 0x40015400GCR// Global configuration register

    • [0:1]SYNCIN (def=0x0) // Synchronization inputs
    • [4:5]SYNCOUT (def=0x0) // Synchronization outputs
  • 0x40015404ACR1// A Configuration register 1

    • [27]MCKEN (def=0x0) // MCKEN
    • [26]OSR (def=0x0) // OSR
    • [20:25]MCKDIV (def=0x0) // Master clock divider
    • [19]NODIV (def=0x0) // No divider
    • [17]DMAEN (def=0x0) // DMA enable
    • [16]SAIAEN (def=0x0) // Audio block A enable
    • [13]OUTDRIV (def=0x0) // Output drive
    • [12]MONO (def=0x0) // Mono mode
    • [10:11]SYNCEN (def=0x0) // Synchronization enable
    • [9]CKSTR (def=0x0) // Clock strobing edge
    • [8]LSBFIRST (def=0x0) // Least significant bit first
    • [5:7]DS (def=0x2) // Data size
    • [2:3]PRTCFG (def=0x0) // Protocol configuration
    • [0:1]MODE (def=0x0) // Audio block mode
  • 0x40015424BCR1// B Configuration register 1

    • [27]MCKEN (def=0x0) // MCKEN
    • [26]OSR (def=0x0) // OSR
    • [20:25]MCKDIV (def=0x0) // Master clock divider
    • [19]NODIV (def=0x0) // No divider
    • [17]DMAEN (def=0x0) // DMA enable
    • [16]SAIAEN (def=0x0) // Audio block A enable
    • [13]OUTDRIV (def=0x0) // Output drive
    • [12]MONO (def=0x0) // Mono mode
    • [10:11]SYNCEN (def=0x0) // Synchronization enable
    • [9]CKSTR (def=0x0) // Clock strobing edge
    • [8]LSBFIRST (def=0x0) // Least significant bit first
    • [5:7]DS (def=0x2) // Data size
    • [2:3]PRTCFG (def=0x0) // Protocol configuration
    • [0:1]MODE (def=0x0) // Audio block mode
  • 0x40015408ACR2// A Configuration register 2

    • [14:15]COMP (def=0x0) // Companding mode
    • [13]CPL (def=0x0) // Complement bit
    • [7:12]MUTECN (def=0x0) // Mute counter
    • [6]MUTEVAL (def=0x0) // Mute value
    • [5]MUTE (def=0x0) // Mute
    • [4]TRIS (def=0x0) // Tristate management on data line
    • [3]FFLUSH (def=0x0) // FIFO flush
    • [0:2]FTH (def=0x0) // FIFO threshold
  • 0x40015428BCR2// B Configuration register 2

    • [14:15]COMP (def=0x0) // Companding mode
    • [13]CPL (def=0x0) // Complement bit
    • [7:12]MUTECN (def=0x0) // Mute counter
    • [6]MUTEVAL (def=0x0) // Mute value
    • [5]MUTE (def=0x0) // Mute
    • [4]TRIS (def=0x0) // Tristate management on data line
    • [3]FFLUSH (def=0x0) // FIFO flush
    • [0:2]FTH (def=0x0) // FIFO threshold
  • 0x4001540CAFRCR// A frame configuration register

    • [18]FSOFF (def=0x0) // Frame synchronization offset
    • [17]FSPOL (def=0x0) // Frame synchronization polarity
    • [16]FSDEF (def=0x0) // Frame synchronization definition
    • [8:14]FSALL (def=0x0) // Frame synchronization active level length
    • [0:7]FRL (def=0x7) // Frame length
  • 0x4001542CBFRCR// B frame configuration register

    • [18]FSOFF (def=0x0) // Frame synchronization offset
    • [17]FSPOL (def=0x0) // Frame synchronization polarity
    • [16]FSDEF (def=0x0) // Frame synchronization definition
    • [8:14]FSALL (def=0x0) // Frame synchronization active level length
    • [0:7]FRL (def=0x7) // Frame length
  • 0x40015410ASLOTR// A Slot register

    • [16:31]SLOTEN (def=0x0) // Slot enable
    • [8:11]NBSLOT (def=0x0) // Number of slots in an audio frame
    • [6:7]SLOTSZ (def=0x0) // Slot size
    • [0:4]FBOFF (def=0x0) // First bit offset
  • 0x40015430BSLOTR// B Slot register

    • [16:31]SLOTEN (def=0x0) // Slot enable
    • [8:11]NBSLOT (def=0x0) // Number of slots in an audio frame
    • [6:7]SLOTSZ (def=0x0) // Slot size
    • [0:4]FBOFF (def=0x0) // First bit offset
  • 0x40015414AIM// A Interrupt mask register

    • [6]LFSDETIE (def=0x0) // Late frame synchronization detection interrupt enable
    • [5]AFSDETIE (def=0x0) // Anticipated frame synchronization detection interrupt enable
    • [4]CNRDYIE (def=0x0) // Codec not ready interrupt enable
    • [3]FREQIE (def=0x0) // FIFO request interrupt enable
    • [2]WCKCFGIE (def=0x0) // Wrong clock configuration interrupt enable
    • [1]MUTEDETIE (def=0x0) // Mute detection interrupt enable
    • [0]OVRUDRIE (def=0x0) // Overrun/underrun interrupt enable
  • 0x40015434BIM// B Interrupt mask register

    • [6]LFSDETIE (def=0x0) // Late frame synchronization detection interrupt enable
    • [5]AFSDETIE (def=0x0) // Anticipated frame synchronization detection interrupt enable
    • [4]CNRDYIE (def=0x0) // Codec not ready interrupt enable
    • [3]FREQIE (def=0x0) // FIFO request interrupt enable
    • [2]WCKCFGIE (def=0x0) // Wrong clock configuration interrupt enable
    • [1]MUTEDETIE (def=0x0) // Mute detection interrupt enable
    • [0]OVRUDRIE (def=0x0) // Overrun/underrun interrupt enable
  • 0x40015418ASR// A Status register

    • [16:18]FLVL (def=0x0) // FIFO level threshold
    • [6]LFSDET (def=0x0) // Late frame synchronization detection
    • [5]AFSDET (def=0x0) // Anticipated frame synchronization detection
    • [4]CNRDY (def=0x0) // Codec not ready
    • [3]FREQ (def=0x1) // FIFO request
    • [2]WCKCFG (def=0x0) // Wrong clock configuration flag. This bit is read only
    • [1]MUTEDET (def=0x0) // Mute detection
    • [0]OVRUDR (def=0x0) // Overrun / underrun
  • 0x40015438BSR// B Status register

    • [16:18]FLVL (def=0x0) // FIFO level threshold
    • [6]LFSDET (def=0x0) // Late frame synchronization detection
    • [5]AFSDET (def=0x0) // Anticipated frame synchronization detection
    • [4]CNRDY (def=0x0) // Codec not ready
    • [3]FREQ (def=0x1) // FIFO request
    • [2]WCKCFG (def=0x0) // Wrong clock configuration flag
    • [1]MUTEDET (def=0x0) // Mute detection
    • [0]OVRUDR (def=0x0) // Overrun / underrun
  • 0x4001541CACLRFR// A Clear flag register

    • [6]CLFSDET (def=0x0) // Clear late frame synchronization detection flag
    • [5]CAFSDET (def=0x0) // Clear anticipated frame synchronization detection flag
    • [4]CCNRDY (def=0x0) // Clear codec not ready flag
    • [2]CWCKCFG (def=0x0) // Clear wrong clock configuration flag
    • [1]CMUTEDET (def=0x0) // Mute detection flag
    • [0]COVRUDR (def=0x0) // Clear overrun / underrun
  • 0x4001543CBCLRFR// B Clear flag register

    • [6]CLFSDET (def=0x0) // Clear late frame synchronization detection flag
    • [5]CAFSDET (def=0x0) // Clear anticipated frame synchronization detection flag
    • [4]CCNRDY (def=0x0) // Clear codec not ready flag
    • [2]CWCKCFG (def=0x0) // Clear wrong clock configuration flag
    • [1]CMUTEDET (def=0x0) // Mute detection flag
    • [0]COVRUDR (def=0x0) // Clear overrun / underrun
  • 0x40015420ADR// A Data register

    • [0:31]DATA (def=0x0) // Data
  • 0x40015440BDR// B Data register

    • [0:31]DATA (def=0x0) // Data
  • 0x40015444PDMCR// PDM control register

    • [0]PDMEN (def=0x0) // PDM enable
    • [4:5]MICNBR (def=0x0) // MICNBR
    • [8]CKEN1 (def=0x0) // Clock enable of bitstream clock number 1
    • [9]CKEN2 (def=0x0) // CKEN2
    • [10]CKEN3 (def=0x0) // CKEN3
    • [11]CKEN4 (def=0x0) // CKEN4
  • 0x40015448PDMDLY// PDM delay register

    • [0:2]DLYM1L (def=0x0) // Delay line adjust for first microphone of pair 1
    • [4:6]DLYM1R (def=0x0) // Delay line adjust for second microphone of pair 1
    • [8:10]DLYM2L (def=0x0) // Delay line for first microphone of pair 2
    • [12:14]DLYM2R (def=0x0) // Delay line for second microphone of pair 2
    • [16:18]DLYM3L (def=0x0) // DLYM3L
    • [20:22]DLYM3R (def=0x0) // DLYM3R
    • [24:26]DLYM4L (def=0x0) // DLYM4L
    • [28:30]DLYM4R (def=0x0) // DLYM4R
  interrupts:
  • [0] SAI1 // SAI1 global interrupt
• 0x50015400SEC_SAI1//

  • 0x50015400GCR// Global configuration register

    • [0:1]SYNCIN (def=0x0) // Synchronization inputs
    • [4:5]SYNCOUT (def=0x0) // Synchronization outputs
  • 0x50015404ACR1// A Configuration register 1

    • [27]MCKEN (def=0x0) // MCKEN
    • [26]OSR (def=0x0) // OSR
    • [20:25]MCKDIV (def=0x0) // Master clock divider
    • [19]NODIV (def=0x0) // No divider
    • [17]DMAEN (def=0x0) // DMA enable
    • [16]SAIAEN (def=0x0) // Audio block A enable
    • [13]OUTDRIV (def=0x0) // Output drive
    • [12]MONO (def=0x0) // Mono mode
    • [10:11]SYNCEN (def=0x0) // Synchronization enable
    • [9]CKSTR (def=0x0) // Clock strobing edge
    • [8]LSBFIRST (def=0x0) // Least significant bit first
    • [5:7]DS (def=0x2) // Data size
    • [2:3]PRTCFG (def=0x0) // Protocol configuration
    • [0:1]MODE (def=0x0) // Audio block mode
  • 0x50015424BCR1// B Configuration register 1

    • [27]MCKEN (def=0x0) // MCKEN
    • [26]OSR (def=0x0) // OSR
    • [20:25]MCKDIV (def=0x0) // Master clock divider
    • [19]NODIV (def=0x0) // No divider
    • [17]DMAEN (def=0x0) // DMA enable
    • [16]SAIAEN (def=0x0) // Audio block A enable
    • [13]OUTDRIV (def=0x0) // Output drive
    • [12]MONO (def=0x0) // Mono mode
    • [10:11]SYNCEN (def=0x0) // Synchronization enable
    • [9]CKSTR (def=0x0) // Clock strobing edge
    • [8]LSBFIRST (def=0x0) // Least significant bit first
    • [5:7]DS (def=0x2) // Data size
    • [2:3]PRTCFG (def=0x0) // Protocol configuration
    • [0:1]MODE (def=0x0) // Audio block mode
  • 0x50015408ACR2// A Configuration register 2

    • [14:15]COMP (def=0x0) // Companding mode
    • [13]CPL (def=0x0) // Complement bit
    • [7:12]MUTECN (def=0x0) // Mute counter
    • [6]MUTEVAL (def=0x0) // Mute value
    • [5]MUTE (def=0x0) // Mute
    • [4]TRIS (def=0x0) // Tristate management on data line
    • [3]FFLUSH (def=0x0) // FIFO flush
    • [0:2]FTH (def=0x0) // FIFO threshold
  • 0x50015428BCR2// B Configuration register 2

    • [14:15]COMP (def=0x0) // Companding mode
    • [13]CPL (def=0x0) // Complement bit
    • [7:12]MUTECN (def=0x0) // Mute counter
    • [6]MUTEVAL (def=0x0) // Mute value
    • [5]MUTE (def=0x0) // Mute
    • [4]TRIS (def=0x0) // Tristate management on data line
    • [3]FFLUSH (def=0x0) // FIFO flush
    • [0:2]FTH (def=0x0) // FIFO threshold
  • 0x5001540CAFRCR// A frame configuration register

    • [18]FSOFF (def=0x0) // Frame synchronization offset
    • [17]FSPOL (def=0x0) // Frame synchronization polarity
    • [16]FSDEF (def=0x0) // Frame synchronization definition
    • [8:14]FSALL (def=0x0) // Frame synchronization active level length
    • [0:7]FRL (def=0x7) // Frame length
  • 0x5001542CBFRCR// B frame configuration register

    • [18]FSOFF (def=0x0) // Frame synchronization offset
    • [17]FSPOL (def=0x0) // Frame synchronization polarity
    • [16]FSDEF (def=0x0) // Frame synchronization definition
    • [8:14]FSALL (def=0x0) // Frame synchronization active level length
    • [0:7]FRL (def=0x7) // Frame length
  • 0x50015410ASLOTR// A Slot register

    • [16:31]SLOTEN (def=0x0) // Slot enable
    • [8:11]NBSLOT (def=0x0) // Number of slots in an audio frame
    • [6:7]SLOTSZ (def=0x0) // Slot size
    • [0:4]FBOFF (def=0x0) // First bit offset
  • 0x50015430BSLOTR// B Slot register

    • [16:31]SLOTEN (def=0x0) // Slot enable
    • [8:11]NBSLOT (def=0x0) // Number of slots in an audio frame
    • [6:7]SLOTSZ (def=0x0) // Slot size
    • [0:4]FBOFF (def=0x0) // First bit offset
  • 0x50015414AIM// A Interrupt mask register

    • [6]LFSDETIE (def=0x0) // Late frame synchronization detection interrupt enable
    • [5]AFSDETIE (def=0x0) // Anticipated frame synchronization detection interrupt enable
    • [4]CNRDYIE (def=0x0) // Codec not ready interrupt enable
    • [3]FREQIE (def=0x0) // FIFO request interrupt enable
    • [2]WCKCFGIE (def=0x0) // Wrong clock configuration interrupt enable
    • [1]MUTEDETIE (def=0x0) // Mute detection interrupt enable
    • [0]OVRUDRIE (def=0x0) // Overrun/underrun interrupt enable
  • 0x50015434BIM// B Interrupt mask register

    • [6]LFSDETIE (def=0x0) // Late frame synchronization detection interrupt enable
    • [5]AFSDETIE (def=0x0) // Anticipated frame synchronization detection interrupt enable
    • [4]CNRDYIE (def=0x0) // Codec not ready interrupt enable
    • [3]FREQIE (def=0x0) // FIFO request interrupt enable
    • [2]WCKCFGIE (def=0x0) // Wrong clock configuration interrupt enable
    • [1]MUTEDETIE (def=0x0) // Mute detection interrupt enable
    • [0]OVRUDRIE (def=0x0) // Overrun/underrun interrupt enable
  • 0x50015418ASR// A Status register

    • [16:18]FLVL (def=0x0) // FIFO level threshold
    • [6]LFSDET (def=0x0) // Late frame synchronization detection
    • [5]AFSDET (def=0x0) // Anticipated frame synchronization detection
    • [4]CNRDY (def=0x0) // Codec not ready
    • [3]FREQ (def=0x1) // FIFO request
    • [2]WCKCFG (def=0x0) // Wrong clock configuration flag. This bit is read only
    • [1]MUTEDET (def=0x0) // Mute detection
    • [0]OVRUDR (def=0x0) // Overrun / underrun
  • 0x50015438BSR// B Status register

    • [16:18]FLVL (def=0x0) // FIFO level threshold
    • [6]LFSDET (def=0x0) // Late frame synchronization detection
    • [5]AFSDET (def=0x0) // Anticipated frame synchronization detection
    • [4]CNRDY (def=0x0) // Codec not ready
    • [3]FREQ (def=0x1) // FIFO request
    • [2]WCKCFG (def=0x0) // Wrong clock configuration flag
    • [1]MUTEDET (def=0x0) // Mute detection
    • [0]OVRUDR (def=0x0) // Overrun / underrun
  • 0x5001541CACLRFR// A Clear flag register

    • [6]CLFSDET (def=0x0) // Clear late frame synchronization detection flag
    • [5]CAFSDET (def=0x0) // Clear anticipated frame synchronization detection flag
    • [4]CCNRDY (def=0x0) // Clear codec not ready flag
    • [2]CWCKCFG (def=0x0) // Clear wrong clock configuration flag
    • [1]CMUTEDET (def=0x0) // Mute detection flag
    • [0]COVRUDR (def=0x0) // Clear overrun / underrun
  • 0x5001543CBCLRFR// B Clear flag register

    • [6]CLFSDET (def=0x0) // Clear late frame synchronization detection flag
    • [5]CAFSDET (def=0x0) // Clear anticipated frame synchronization detection flag
    • [4]CCNRDY (def=0x0) // Clear codec not ready flag
    • [2]CWCKCFG (def=0x0) // Clear wrong clock configuration flag
    • [1]CMUTEDET (def=0x0) // Mute detection flag
    • [0]COVRUDR (def=0x0) // Clear overrun / underrun
  • 0x50015420ADR// A Data register

    • [0:31]DATA (def=0x0) // Data
  • 0x50015440BDR// B Data register

    • [0:31]DATA (def=0x0) // Data
  • 0x50015444PDMCR// PDM control register

    • [0]PDMEN (def=0x0) // PDM enable
    • [4:5]MICNBR (def=0x0) // MICNBR
    • [8]CKEN1 (def=0x0) // Clock enable of bitstream clock number 1
    • [9]CKEN2 (def=0x0) // CKEN2
    • [10]CKEN3 (def=0x0) // CKEN3
    • [11]CKEN4 (def=0x0) // CKEN4
  • 0x50015448PDMDLY// PDM delay register

    • [0:2]DLYM1L (def=0x0) // Delay line adjust for first microphone of pair 1
    • [4:6]DLYM1R (def=0x0) // Delay line adjust for second microphone of pair 1
    • [8:10]DLYM2L (def=0x0) // Delay line for first microphone of pair 2
    • [12:14]DLYM2R (def=0x0) // Delay line for second microphone of pair 2
    • [16:18]DLYM3L (def=0x0) // DLYM3L
    • [20:22]DLYM3R (def=0x0) // DLYM3R
    • [24:26]DLYM4L (def=0x0) // DLYM4L
    • [28:30]DLYM4R (def=0x0) // DLYM4R
• 0x40015800SAI2//

  • 0x40015800GCR// Global configuration register

    • [0:1]SYNCIN (def=0x0) // Synchronization inputs
    • [4:5]SYNCOUT (def=0x0) // Synchronization outputs
  • 0x40015804ACR1// A Configuration register 1

    • [27]MCKEN (def=0x0) // MCKEN
    • [26]OSR (def=0x0) // OSR
    • [20:25]MCKDIV (def=0x0) // Master clock divider
    • [19]NODIV (def=0x0) // No divider
    • [17]DMAEN (def=0x0) // DMA enable
    • [16]SAIAEN (def=0x0) // Audio block A enable
    • [13]OUTDRIV (def=0x0) // Output drive
    • [12]MONO (def=0x0) // Mono mode
    • [10:11]SYNCEN (def=0x0) // Synchronization enable
    • [9]CKSTR (def=0x0) // Clock strobing edge
    • [8]LSBFIRST (def=0x0) // Least significant bit first
    • [5:7]DS (def=0x2) // Data size
    • [2:3]PRTCFG (def=0x0) // Protocol configuration
    • [0:1]MODE (def=0x0) // Audio block mode
  • 0x40015824BCR1// B Configuration register 1

    • [27]MCKEN (def=0x0) // MCKEN
    • [26]OSR (def=0x0) // OSR
    • [20:25]MCKDIV (def=0x0) // Master clock divider
    • [19]NODIV (def=0x0) // No divider
    • [17]DMAEN (def=0x0) // DMA enable
    • [16]SAIAEN (def=0x0) // Audio block A enable
    • [13]OUTDRIV (def=0x0) // Output drive
    • [12]MONO (def=0x0) // Mono mode
    • [10:11]SYNCEN (def=0x0) // Synchronization enable
    • [9]CKSTR (def=0x0) // Clock strobing edge
    • [8]LSBFIRST (def=0x0) // Least significant bit first
    • [5:7]DS (def=0x2) // Data size
    • [2:3]PRTCFG (def=0x0) // Protocol configuration
    • [0:1]MODE (def=0x0) // Audio block mode
  • 0x40015808ACR2// A Configuration register 2

    • [14:15]COMP (def=0x0) // Companding mode
    • [13]CPL (def=0x0) // Complement bit
    • [7:12]MUTECN (def=0x0) // Mute counter
    • [6]MUTEVAL (def=0x0) // Mute value
    • [5]MUTE (def=0x0) // Mute
    • [4]TRIS (def=0x0) // Tristate management on data line
    • [3]FFLUSH (def=0x0) // FIFO flush
    • [0:2]FTH (def=0x0) // FIFO threshold
  • 0x40015828BCR2// B Configuration register 2

    • [14:15]COMP (def=0x0) // Companding mode
    • [13]CPL (def=0x0) // Complement bit
    • [7:12]MUTECN (def=0x0) // Mute counter
    • [6]MUTEVAL (def=0x0) // Mute value
    • [5]MUTE (def=0x0) // Mute
    • [4]TRIS (def=0x0) // Tristate management on data line
    • [3]FFLUSH (def=0x0) // FIFO flush
    • [0:2]FTH (def=0x0) // FIFO threshold
  • 0x4001580CAFRCR// A frame configuration register

    • [18]FSOFF (def=0x0) // Frame synchronization offset
    • [17]FSPOL (def=0x0) // Frame synchronization polarity
    • [16]FSDEF (def=0x0) // Frame synchronization definition
    • [8:14]FSALL (def=0x0) // Frame synchronization active level length
    • [0:7]FRL (def=0x7) // Frame length
  • 0x4001582CBFRCR// B frame configuration register

    • [18]FSOFF (def=0x0) // Frame synchronization offset
    • [17]FSPOL (def=0x0) // Frame synchronization polarity
    • [16]FSDEF (def=0x0) // Frame synchronization definition
    • [8:14]FSALL (def=0x0) // Frame synchronization active level length
    • [0:7]FRL (def=0x7) // Frame length
  • 0x40015810ASLOTR// A Slot register

    • [16:31]SLOTEN (def=0x0) // Slot enable
    • [8:11]NBSLOT (def=0x0) // Number of slots in an audio frame
    • [6:7]SLOTSZ (def=0x0) // Slot size
    • [0:4]FBOFF (def=0x0) // First bit offset
  • 0x40015830BSLOTR// B Slot register

    • [16:31]SLOTEN (def=0x0) // Slot enable
    • [8:11]NBSLOT (def=0x0) // Number of slots in an audio frame
    • [6:7]SLOTSZ (def=0x0) // Slot size
    • [0:4]FBOFF (def=0x0) // First bit offset
  • 0x40015814AIM// A Interrupt mask register

    • [6]LFSDETIE (def=0x0) // Late frame synchronization detection interrupt enable
    • [5]AFSDETIE (def=0x0) // Anticipated frame synchronization detection interrupt enable
    • [4]CNRDYIE (def=0x0) // Codec not ready interrupt enable
    • [3]FREQIE (def=0x0) // FIFO request interrupt enable
    • [2]WCKCFGIE (def=0x0) // Wrong clock configuration interrupt enable
    • [1]MUTEDETIE (def=0x0) // Mute detection interrupt enable
    • [0]OVRUDRIE (def=0x0) // Overrun/underrun interrupt enable
  • 0x40015834BIM// B Interrupt mask register

    • [6]LFSDETIE (def=0x0) // Late frame synchronization detection interrupt enable
    • [5]AFSDETIE (def=0x0) // Anticipated frame synchronization detection interrupt enable
    • [4]CNRDYIE (def=0x0) // Codec not ready interrupt enable
    • [3]FREQIE (def=0x0) // FIFO request interrupt enable
    • [2]WCKCFGIE (def=0x0) // Wrong clock configuration interrupt enable
    • [1]MUTEDETIE (def=0x0) // Mute detection interrupt enable
    • [0]OVRUDRIE (def=0x0) // Overrun/underrun interrupt enable
  • 0x40015818ASR// A Status register

    • [16:18]FLVL (def=0x0) // FIFO level threshold
    • [6]LFSDET (def=0x0) // Late frame synchronization detection
    • [5]AFSDET (def=0x0) // Anticipated frame synchronization detection
    • [4]CNRDY (def=0x0) // Codec not ready
    • [3]FREQ (def=0x1) // FIFO request
    • [2]WCKCFG (def=0x0) // Wrong clock configuration flag. This bit is read only
    • [1]MUTEDET (def=0x0) // Mute detection
    • [0]OVRUDR (def=0x0) // Overrun / underrun
  • 0x40015838BSR// B Status register

    • [16:18]FLVL (def=0x0) // FIFO level threshold
    • [6]LFSDET (def=0x0) // Late frame synchronization detection
    • [5]AFSDET (def=0x0) // Anticipated frame synchronization detection
    • [4]CNRDY (def=0x0) // Codec not ready
    • [3]FREQ (def=0x1) // FIFO request
    • [2]WCKCFG (def=0x0) // Wrong clock configuration flag
    • [1]MUTEDET (def=0x0) // Mute detection
    • [0]OVRUDR (def=0x0) // Overrun / underrun
  • 0x4001581CACLRFR// A Clear flag register

    • [6]CLFSDET (def=0x0) // Clear late frame synchronization detection flag
    • [5]CAFSDET (def=0x0) // Clear anticipated frame synchronization detection flag
    • [4]CCNRDY (def=0x0) // Clear codec not ready flag
    • [2]CWCKCFG (def=0x0) // Clear wrong clock configuration flag
    • [1]CMUTEDET (def=0x0) // Mute detection flag
    • [0]COVRUDR (def=0x0) // Clear overrun / underrun
  • 0x4001583CBCLRFR// B Clear flag register

    • [6]CLFSDET (def=0x0) // Clear late frame synchronization detection flag
    • [5]CAFSDET (def=0x0) // Clear anticipated frame synchronization detection flag
    • [4]CCNRDY (def=0x0) // Clear codec not ready flag
    • [2]CWCKCFG (def=0x0) // Clear wrong clock configuration flag
    • [1]CMUTEDET (def=0x0) // Mute detection flag
    • [0]COVRUDR (def=0x0) // Clear overrun / underrun
  • 0x40015820ADR// A Data register

    • [0:31]DATA (def=0x0) // Data
  • 0x40015840BDR// B Data register

    • [0:31]DATA (def=0x0) // Data
  • 0x40015844PDMCR// PDM control register

    • [0]PDMEN (def=0x0) // PDM enable
    • [4:5]MICNBR (def=0x0) // MICNBR
    • [8]CKEN1 (def=0x0) // Clock enable of bitstream clock number 1
    • [9]CKEN2 (def=0x0) // CKEN2
    • [10]CKEN3 (def=0x0) // CKEN3
    • [11]CKEN4 (def=0x0) // CKEN4
  • 0x40015848PDMDLY// PDM delay register

    • [0:2]DLYM1L (def=0x0) // Delay line adjust for first microphone of pair 1
    • [4:6]DLYM1R (def=0x0) // Delay line adjust for second microphone of pair 1
    • [8:10]DLYM2L (def=0x0) // Delay line for first microphone of pair 2
    • [12:14]DLYM2R (def=0x0) // Delay line for second microphone of pair 2
    • [16:18]DLYM3L (def=0x0) // DLYM3L
    • [20:22]DLYM3R (def=0x0) // DLYM3R
    • [24:26]DLYM4L (def=0x0) // DLYM4L
    • [28:30]DLYM4R (def=0x0) // DLYM4R
  interrupts:
  • [0] SAI2 // SAI2 global interrupt
• 0x50015800SEC_SAI2//

  • 0x50015800GCR// Global configuration register

    • [0:1]SYNCIN (def=0x0) // Synchronization inputs
    • [4:5]SYNCOUT (def=0x0) // Synchronization outputs
  • 0x50015804ACR1// A Configuration register 1

    • [27]MCKEN (def=0x0) // MCKEN
    • [26]OSR (def=0x0) // OSR
    • [20:25]MCKDIV (def=0x0) // Master clock divider
    • [19]NODIV (def=0x0) // No divider
    • [17]DMAEN (def=0x0) // DMA enable
    • [16]SAIAEN (def=0x0) // Audio block A enable
    • [13]OUTDRIV (def=0x0) // Output drive
    • [12]MONO (def=0x0) // Mono mode
    • [10:11]SYNCEN (def=0x0) // Synchronization enable
    • [9]CKSTR (def=0x0) // Clock strobing edge
    • [8]LSBFIRST (def=0x0) // Least significant bit first
    • [5:7]DS (def=0x2) // Data size
    • [2:3]PRTCFG (def=0x0) // Protocol configuration
    • [0:1]MODE (def=0x0) // Audio block mode
  • 0x50015824BCR1// B Configuration register 1

    • [27]MCKEN (def=0x0) // MCKEN
    • [26]OSR (def=0x0) // OSR
    • [20:25]MCKDIV (def=0x0) // Master clock divider
    • [19]NODIV (def=0x0) // No divider
    • [17]DMAEN (def=0x0) // DMA enable
    • [16]SAIAEN (def=0x0) // Audio block A enable
    • [13]OUTDRIV (def=0x0) // Output drive
    • [12]MONO (def=0x0) // Mono mode
    • [10:11]SYNCEN (def=0x0) // Synchronization enable
    • [9]CKSTR (def=0x0) // Clock strobing edge
    • [8]LSBFIRST (def=0x0) // Least significant bit first
    • [5:7]DS (def=0x2) // Data size
    • [2:3]PRTCFG (def=0x0) // Protocol configuration
    • [0:1]MODE (def=0x0) // Audio block mode
  • 0x50015808ACR2// A Configuration register 2

    • [14:15]COMP (def=0x0) // Companding mode
    • [13]CPL (def=0x0) // Complement bit
    • [7:12]MUTECN (def=0x0) // Mute counter
    • [6]MUTEVAL (def=0x0) // Mute value
    • [5]MUTE (def=0x0) // Mute
    • [4]TRIS (def=0x0) // Tristate management on data line
    • [3]FFLUSH (def=0x0) // FIFO flush
    • [0:2]FTH (def=0x0) // FIFO threshold
  • 0x50015828BCR2// B Configuration register 2

    • [14:15]COMP (def=0x0) // Companding mode
    • [13]CPL (def=0x0) // Complement bit
    • [7:12]MUTECN (def=0x0) // Mute counter
    • [6]MUTEVAL (def=0x0) // Mute value
    • [5]MUTE (def=0x0) // Mute
    • [4]TRIS (def=0x0) // Tristate management on data line
    • [3]FFLUSH (def=0x0) // FIFO flush
    • [0:2]FTH (def=0x0) // FIFO threshold
  • 0x5001580CAFRCR// A frame configuration register

    • [18]FSOFF (def=0x0) // Frame synchronization offset
    • [17]FSPOL (def=0x0) // Frame synchronization polarity
    • [16]FSDEF (def=0x0) // Frame synchronization definition
    • [8:14]FSALL (def=0x0) // Frame synchronization active level length
    • [0:7]FRL (def=0x7) // Frame length
  • 0x5001582CBFRCR// B frame configuration register

    • [18]FSOFF (def=0x0) // Frame synchronization offset
    • [17]FSPOL (def=0x0) // Frame synchronization polarity
    • [16]FSDEF (def=0x0) // Frame synchronization definition
    • [8:14]FSALL (def=0x0) // Frame synchronization active level length
    • [0:7]FRL (def=0x7) // Frame length
  • 0x50015810ASLOTR// A Slot register

    • [16:31]SLOTEN (def=0x0) // Slot enable
    • [8:11]NBSLOT (def=0x0) // Number of slots in an audio frame
    • [6:7]SLOTSZ (def=0x0) // Slot size
    • [0:4]FBOFF (def=0x0) // First bit offset
  • 0x50015830BSLOTR// B Slot register

    • [16:31]SLOTEN (def=0x0) // Slot enable
    • [8:11]NBSLOT (def=0x0) // Number of slots in an audio frame
    • [6:7]SLOTSZ (def=0x0) // Slot size
    • [0:4]FBOFF (def=0x0) // First bit offset
  • 0x50015814AIM// A Interrupt mask register

    • [6]LFSDETIE (def=0x0) // Late frame synchronization detection interrupt enable
    • [5]AFSDETIE (def=0x0) // Anticipated frame synchronization detection interrupt enable
    • [4]CNRDYIE (def=0x0) // Codec not ready interrupt enable
    • [3]FREQIE (def=0x0) // FIFO request interrupt enable
    • [2]WCKCFGIE (def=0x0) // Wrong clock configuration interrupt enable
    • [1]MUTEDETIE (def=0x0) // Mute detection interrupt enable
    • [0]OVRUDRIE (def=0x0) // Overrun/underrun interrupt enable
  • 0x50015834BIM// B Interrupt mask register

    • [6]LFSDETIE (def=0x0) // Late frame synchronization detection interrupt enable
    • [5]AFSDETIE (def=0x0) // Anticipated frame synchronization detection interrupt enable
    • [4]CNRDYIE (def=0x0) // Codec not ready interrupt enable
    • [3]FREQIE (def=0x0) // FIFO request interrupt enable
    • [2]WCKCFGIE (def=0x0) // Wrong clock configuration interrupt enable
    • [1]MUTEDETIE (def=0x0) // Mute detection interrupt enable
    • [0]OVRUDRIE (def=0x0) // Overrun/underrun interrupt enable
  • 0x50015818ASR// A Status register

    • [16:18]FLVL (def=0x0) // FIFO level threshold
    • [6]LFSDET (def=0x0) // Late frame synchronization detection
    • [5]AFSDET (def=0x0) // Anticipated frame synchronization detection
    • [4]CNRDY (def=0x0) // Codec not ready
    • [3]FREQ (def=0x1) // FIFO request
    • [2]WCKCFG (def=0x0) // Wrong clock configuration flag. This bit is read only
    • [1]MUTEDET (def=0x0) // Mute detection
    • [0]OVRUDR (def=0x0) // Overrun / underrun
  • 0x50015838BSR// B Status register

    • [16:18]FLVL (def=0x0) // FIFO level threshold
    • [6]LFSDET (def=0x0) // Late frame synchronization detection
    • [5]AFSDET (def=0x0) // Anticipated frame synchronization detection
    • [4]CNRDY (def=0x0) // Codec not ready
    • [3]FREQ (def=0x1) // FIFO request
    • [2]WCKCFG (def=0x0) // Wrong clock configuration flag
    • [1]MUTEDET (def=0x0) // Mute detection
    • [0]OVRUDR (def=0x0) // Overrun / underrun
  • 0x5001581CACLRFR// A Clear flag register

    • [6]CLFSDET (def=0x0) // Clear late frame synchronization detection flag
    • [5]CAFSDET (def=0x0) // Clear anticipated frame synchronization detection flag
    • [4]CCNRDY (def=0x0) // Clear codec not ready flag
    • [2]CWCKCFG (def=0x0) // Clear wrong clock configuration flag
    • [1]CMUTEDET (def=0x0) // Mute detection flag
    • [0]COVRUDR (def=0x0) // Clear overrun / underrun
  • 0x5001583CBCLRFR// B Clear flag register

    • [6]CLFSDET (def=0x0) // Clear late frame synchronization detection flag
    • [5]CAFSDET (def=0x0) // Clear anticipated frame synchronization detection flag
    • [4]CCNRDY (def=0x0) // Clear codec not ready flag
    • [2]CWCKCFG (def=0x0) // Clear wrong clock configuration flag
    • [1]CMUTEDET (def=0x0) // Mute detection flag
    • [0]COVRUDR (def=0x0) // Clear overrun / underrun
  • 0x50015820ADR// A Data register

    • [0:31]DATA (def=0x0) // Data
  • 0x50015840BDR// B Data register

    • [0:31]DATA (def=0x0) // Data
  • 0x50015844PDMCR// PDM control register

    • [0]PDMEN (def=0x0) // PDM enable
    • [4:5]MICNBR (def=0x0) // MICNBR
    • [8]CKEN1 (def=0x0) // Clock enable of bitstream clock number 1
    • [9]CKEN2 (def=0x0) // CKEN2
    • [10]CKEN3 (def=0x0) // CKEN3
    • [11]CKEN4 (def=0x0) // CKEN4
  • 0x50015848PDMDLY// PDM delay register

    • [0:2]DLYM1L (def=0x0) // Delay line adjust for first microphone of pair 1
    • [4:6]DLYM1R (def=0x0) // Delay line adjust for second microphone of pair 1
    • [8:10]DLYM2L (def=0x0) // Delay line for first microphone of pair 2
    • [12:14]DLYM2R (def=0x0) // Delay line for second microphone of pair 2
    • [16:18]DLYM3L (def=0x0) // DLYM3L
    • [20:22]DLYM3R (def=0x0) // DLYM3R
    • [24:26]DLYM4L (def=0x0) // DLYM4L
    • [28:30]DLYM4R (def=0x0) // DLYM4R
• 0x420C8000SDMMC1// Secure digital input/output MultiMediaCard interface

  • 0x420C8000POWER// power control register

    • [0:1]PWRCTRL (def=0x0) // SDMMC state control bits
    • [2]VSWITCH (def=0x0) // Voltage switch sequence start
    • [3]VSWITCHEN (def=0x0) // Voltage switch procedure enable
    • [4]DIRPOL (def=0x0) // Data and command direction signals polarity selection
  • 0x420C8004CLKCR// clock control register

    • [20:21]SELCLKRX (def=0x0) // Receive clock selection
    • [19]BUSSPEED (def=0x0) // Bus speed mode selection between DS, HS, SDR12, SDR25 and SDR50,DDR50, SDR104
    • [18]DDR (def=0x0) // Data rate signaling selection
    • [17]HWFC_EN (def=0x0) // HW Flow Control enable
    • [16]NEGEDGE (def=0x0) // SDIO_CK dephasing selection bit
    • [14:15]WIDBUS (def=0x0) // Wide bus mode enable bit
    • [12]PWRSAV (def=0x0) // Power saving configuration bit
    • [0:9]CLKDIV (def=0x0) // Clock divide factor
  • 0x420C8008ARGR// argument register

    • [0:31]CMDARG (def=0x0) // Command argument
  • 0x420C800CCMDR// command register

    • [16]CMDSUSPEND (def=0x0) // The CPSM treats the command as a Suspend or Resume command and signals interrupt period start/end
    • [15]BOOTEN (def=0x0) // Enable boot mode procedure
    • [14]BOOTMODE (def=0x0) // Select the boot mode procedure to be used
    • [13]DTHOLD (def=0x0) // Hold new data block transmission and reception in the DPSM
    • [12]CPSMEN (def=0x0) // Command path state machine (CPSM) Enable bit
    • [11]WAITPEND (def=0x0) // CPSM Waits for ends of data transfer (CmdPend internal signal) from DPSM
    • [10]WAITINT (def=0x0) // CPSM waits for interrupt request
    • [8:9]WAITRESP (def=0x0) // Wait for response bits
    • [7]CMDSTOP (def=0x0) // The CPSM treats the command as a Stop Transmission command and signals Abort to the DPSM
    • [6]CMDTRANS (def=0x0) // The CPSM treats the command as a data transfer command, stops the interrupt period, and signals Dat
    • [0:5]CMDINDEX (def=0x0) // Command index
  • 0x420C8010RESPCMDR// command response register

    • [0:5]RESPCMD (def=0x0) // Response command index
  • 0x420C8014RESP1// response 1 register

    • [0:31]CARDSTATUS1 (def=0x0) // CARDSTATUS1
  • 0x420C8018RESP2// response 2 register

    • [0:31]CARDSTATUS2 (def=0x0) // CARDSTATUS2
  • 0x420C801CRESP3// response 3 register

    • [0:31]CARDSTATUS3 (def=0x0) // CARDSTATUS3
  • 0x420C8020RESP4// response 4 register

    • [0:31]CARDSTATUS4 (def=0x0) // CARDSTATUS4
  • 0x420C8024DTIMER// data timer register

    • [0:31]DATATIME (def=0x0) // Data and R1b busy timeout period
  • 0x420C8028DLENR// data length register

    • [0:24]DATALENGTH (def=0x0) // Data length value
  • 0x420C802CDCTRL// data control register

    • [13]FIFORST (def=0x0) // FIFO reset, will flush any remaining data
    • [12]BOOTACKEN (def=0x0) // Enable the reception of the boot acknowledgment
    • [11]SDIOEN (def=0x0) // SD I/O enable functions
    • [10]RWMOD (def=0x0) // Read wait mode
    • [9]RWSTOP (def=0x0) // Read wait stop
    • [8]RWSTART (def=0x0) // Read wait start
    • [4:7]DBLOCKSIZE (def=0x0) // Data block size
    • [2:3]DTMODE (def=0x0) // Data transfer mode selection
    • [1]DTDIR (def=0x0) // Data transfer direction selection
    • [0]DTEN (def=0x0) // DTEN
  • 0x420C8030DCNTR// data counter register

    • [0:24]DATACOUNT (def=0x0) // Data count value
  • 0x420C8034STAR// status register

    • [28]IDMABTC (def=0x0) // IDMA buffer transfer complete
    • [27]IDMATE (def=0x0) // IDMA transfer error
    • [26]CKSTOP (def=0x0) // SDMMC_CK stopped in Voltage switch procedure
    • [25]VSWEND (def=0x0) // Voltage switch critical timing section completion
    • [24]ACKTIMEOUT (def=0x0) // Boot acknowledgment timeout
    • [23]ACKFAIL (def=0x0) // Boot acknowledgment received (boot acknowledgment check fail)
    • [22]SDIOIT (def=0x0) // SDIO interrupt received
    • [21]BUSYD0END (def=0x0) // end of SDMMC_D0 Busy following a CMD response detected
    • [20]BUSYD0 (def=0x0) // Inverted value of SDMMC_D0 line (Busy), sampled at the end of a CMD response and a second time 2 SD
    • [19]RXFIFOE (def=0x0) // Receive FIFO empty
    • [18]TXFIFOE (def=0x0) // Transmit FIFO empty
    • [17]RXFIFOF (def=0x0) // Receive FIFO full
    • [16]TXFIFOF (def=0x0) // Transmit FIFO full
    • [15]RXFIFOHF (def=0x0) // Receive FIFO half full
    • [14]TXFIFOHE (def=0x0) // Transmit FIFO half empty
    • [13]CPSMACT (def=0x0) // Command path state machine active, i.e. not in Idle state
    • [12]DPSMACT (def=0x0) // Data path state machine active, i.e. not in Idle state
    • [11]DABORT (def=0x0) // Data transfer aborted by CMD12
    • [10]DBCKEND (def=0x0) // Data block sent/received
    • [9]DHOLD (def=0x0) // Data transfer Hold
    • [8]DATAEND (def=0x0) // Data transfer ended correctly
    • [7]CMDSENT (def=0x0) // Command sent (no response required)
    • [6]CMDREND (def=0x0) // Command response received (CRC check passed, or no CRC)
    • [5]RXOVERR (def=0x0) // Received FIFO overrun error (masked by hardware when IDMA is enabled)
    • [4]TXUNDERR (def=0x0) // Transmit FIFO underrun error (masked by hardware when IDMA is enabled)
    • [3]DTIMEOUT (def=0x0) // Data timeout
    • [2]CTIMEOUT (def=0x0) // Command response timeout
    • [1]DCRCFAIL (def=0x0) // Data block sent/received (CRC check failed)
    • [0]CCRCFAIL (def=0x0) // Command response received (CRC check failed)
  • 0x420C8038ICR// interrupt clear register

    • [28]IDMABTCC (def=0x0) // IDMA buffer transfer complete clear bit
    • [27]IDMATEC (def=0x0) // IDMA transfer error clear bit
    • [26]CKSTOPC (def=0x0) // CKSTOP flag clear bit
    • [25]VSWENDC (def=0x0) // VSWEND flag clear bit
    • [24]ACKTIMEOUTC (def=0x0) // ACKTIMEOUT flag clear bit
    • [23]ACKFAILC (def=0x0) // ACKFAIL flag clear bit
    • [22]SDIOITC (def=0x0) // SDIOIT flag clear bit
    • [21]BUSYD0ENDC (def=0x0) // BUSYD0END flag clear bit
    • [11]DABORTC (def=0x0) // DABORT flag clear bit
    • [10]DBCKENDC (def=0x0) // DBCKEND flag clear bit
    • [9]DHOLDC (def=0x0) // DHOLD flag clear bit
    • [8]DATAENDC (def=0x0) // DATAEND flag clear bit
    • [7]CMDSENTC (def=0x0) // CMDSENT flag clear bit
    • [6]CMDRENDC (def=0x0) // CMDREND flag clear bit
    • [5]RXOVERRC (def=0x0) // RXOVERR flag clear bit
    • [4]TXUNDERRC (def=0x0) // TXUNDERR flag clear bit
    • [3]DTIMEOUTC (def=0x0) // DTIMEOUT flag clear bit
    • [2]CTIMEOUTC (def=0x0) // CTIMEOUT flag clear bit
    • [1]DCRCFAILC (def=0x0) // DCRCFAIL flag clear bit
    • [0]CCRCFAILC (def=0x0) // CCRCFAIL flag clear bit
  • 0x420C803CMASKR// mask register

    • [28]IDMABTCIE (def=0x0) // IDMA buffer transfer complete interrupt enable
    • [26]CKSTOPIE (def=0x0) // Voltage Switch clock stopped interrupt enable
    • [25]VSWENDIE (def=0x0) // Voltage switch critical timing section completion interrupt enable
    • [24]ACKTIMEOUTIE (def=0x0) // Acknowledgment timeout interrupt enable
    • [23]ACKFAILIE (def=0x0) // Acknowledgment Fail interrupt enable
    • [22]SDIOITIE (def=0x0) // SDIO mode interrupt received interrupt enable
    • [21]BUSYD0ENDIE (def=0x0) // BUSYD0END interrupt enable
    • [18]TXFIFOEIE (def=0x0) // Tx FIFO empty interrupt enable
    • [17]RXFIFOFIE (def=0x0) // Rx FIFO full interrupt enable
    • [15]RXFIFOHFIE (def=0x0) // Rx FIFO half full interrupt enable
    • [14]TXFIFOHEIE (def=0x0) // Tx FIFO half empty interrupt enable
    • [11]DABORTIE (def=0x0) // Data transfer aborted interrupt enable
    • [10]DBCKENDIE (def=0x0) // Data block end interrupt enable
    • [9]DHOLDIE (def=0x0) // Data hold interrupt enable
    • [8]DATAENDIE (def=0x0) // Data end interrupt enable
    • [7]CMDSENTIE (def=0x0) // Command sent interrupt enable
    • [6]CMDRENDIE (def=0x0) // Command response received interrupt enable
    • [5]RXOVERRIE (def=0x0) // Rx FIFO overrun error interrupt enable
    • [4]TXUNDERRIE (def=0x0) // Tx FIFO underrun error interrupt enable
    • [3]DTIMEOUTIE (def=0x0) // Data timeout interrupt enable
    • [2]CTIMEOUTIE (def=0x0) // Command timeout interrupt enable
    • [1]DCRCFAILIE (def=0x0) // Data CRC fail interrupt enable
    • [0]CCRCFAILIE (def=0x0) // Command CRC fail interrupt enable
  • 0x420C8040ACKTIMER// acknowledgment timer register

    • [0:24]ACKTIME (def=0x0) // Boot acknowledgment timeout period
  • 0x420C8080FIFOR0// data FIFO register 0

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8084FIFOR1// data FIFO register 1

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8088FIFOR2// data FIFO register 2

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C808CFIFOR3// data FIFO register 3

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8090FIFOR4// data FIFO register 4

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8094FIFOR5// data FIFO register 5

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8098FIFOR6// data FIFO register 6

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C809CFIFOR7// data FIFO register 7

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C80A0FIFOR8// data FIFO register 8

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C80A4FIFOR9// data FIFO register 9

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C80A8FIFOR10// data FIFO register 10

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C80ACFIFOR11// data FIFO register 11

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C80B0FIFOR12// data FIFO register 12

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C80B4FIFOR13// data FIFO register 13

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C80B8FIFOR14// data FIFO register 14

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C80BCFIFOR15// data FIFO register 15

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8050SDMMC_IDMACTRLR// DMA control register

    • [0]IDMAEN (def=0x0) // IDMA enable This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).
    • [1]IDMABMODE (def=0x0) // Buffer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)
  • 0x420C8054SDMMC_IDMABSIZER// buffer size register

    • [5:16]IDMABNDT (def=0x0) // Number of bytes per buffer
  • 0x420C8058SDMMC_IDMABASER// buffer base address register

    • [0:31]IDMABASE (def=0x0) // Buffer memory base address bits [31:2], shall be word aligned (bit [1:0] are always 0 and read only
  • 0x420C8064SDMMC_IDMALAR// linked list address register

    • [31]ULA (def=0x0) // Update SDMMC_IDMALAR from linked list when in linked list mode (SDMMC_IDMACTRLR.IDMABMODE select li
    • [30]ULS (def=0x0) // Update SDMMC_IDMABSIZE from the next linked list when in linked list mode (SDMMC_IDMACTRLR.IDMABMOD
    • [29]ABR (def=0x0) // Acknowledge linked list buffer ready
    • [2:15]IDMALA (def=0x0) // Acknowledge linked list buffer ready
  • 0x420C8068SDMMC_IDMABAR// linked list memory base register

    • [2:31]IDMABA (def=0x0) // Word aligned Linked list memory base address
  interrupts:
  • [78] SDMMC1 // SDMMC1 global interrupt
• 0x520C8000SEC_SDMMC1//

  • 0x520C8000POWER// power control register

    • [0:1]PWRCTRL (def=0x0) // SDMMC state control bits
    • [2]VSWITCH (def=0x0) // Voltage switch sequence start
    • [3]VSWITCHEN (def=0x0) // Voltage switch procedure enable
    • [4]DIRPOL (def=0x0) // Data and command direction signals polarity selection
  • 0x520C8004CLKCR// clock control register

    • [20:21]SELCLKRX (def=0x0) // Receive clock selection
    • [19]BUSSPEED (def=0x0) // Bus speed mode selection between DS, HS, SDR12, SDR25 and SDR50,DDR50, SDR104
    • [18]DDR (def=0x0) // Data rate signaling selection
    • [17]HWFC_EN (def=0x0) // HW Flow Control enable
    • [16]NEGEDGE (def=0x0) // SDIO_CK dephasing selection bit
    • [14:15]WIDBUS (def=0x0) // Wide bus mode enable bit
    • [12]PWRSAV (def=0x0) // Power saving configuration bit
    • [0:9]CLKDIV (def=0x0) // Clock divide factor
  • 0x520C8008ARGR// argument register

    • [0:31]CMDARG (def=0x0) // Command argument
  • 0x520C800CCMDR// command register

    • [16]CMDSUSPEND (def=0x0) // The CPSM treats the command as a Suspend or Resume command and signals interrupt period start/end
    • [15]BOOTEN (def=0x0) // Enable boot mode procedure
    • [14]BOOTMODE (def=0x0) // Select the boot mode procedure to be used
    • [13]DTHOLD (def=0x0) // Hold new data block transmission and reception in the DPSM
    • [12]CPSMEN (def=0x0) // Command path state machine (CPSM) Enable bit
    • [11]WAITPEND (def=0x0) // CPSM Waits for ends of data transfer (CmdPend internal signal) from DPSM
    • [10]WAITINT (def=0x0) // CPSM waits for interrupt request
    • [8:9]WAITRESP (def=0x0) // Wait for response bits
    • [7]CMDSTOP (def=0x0) // The CPSM treats the command as a Stop Transmission command and signals Abort to the DPSM
    • [6]CMDTRANS (def=0x0) // The CPSM treats the command as a data transfer command, stops the interrupt period, and signals Dat
    • [0:5]CMDINDEX (def=0x0) // Command index
  • 0x520C8010RESPCMDR// command response register

    • [0:5]RESPCMD (def=0x0) // Response command index
  • 0x520C8014RESP1// response 1 register

    • [0:31]CARDSTATUS1 (def=0x0) // CARDSTATUS1
  • 0x520C8018RESP2// response 2 register

    • [0:31]CARDSTATUS2 (def=0x0) // CARDSTATUS2
  • 0x520C801CRESP3// response 3 register

    • [0:31]CARDSTATUS3 (def=0x0) // CARDSTATUS3
  • 0x520C8020RESP4// response 4 register

    • [0:31]CARDSTATUS4 (def=0x0) // CARDSTATUS4
  • 0x520C8024DTIMER// data timer register

    • [0:31]DATATIME (def=0x0) // Data and R1b busy timeout period
  • 0x520C8028DLENR// data length register

    • [0:24]DATALENGTH (def=0x0) // Data length value
  • 0x520C802CDCTRL// data control register

    • [13]FIFORST (def=0x0) // FIFO reset, will flush any remaining data
    • [12]BOOTACKEN (def=0x0) // Enable the reception of the boot acknowledgment
    • [11]SDIOEN (def=0x0) // SD I/O enable functions
    • [10]RWMOD (def=0x0) // Read wait mode
    • [9]RWSTOP (def=0x0) // Read wait stop
    • [8]RWSTART (def=0x0) // Read wait start
    • [4:7]DBLOCKSIZE (def=0x0) // Data block size
    • [2:3]DTMODE (def=0x0) // Data transfer mode selection
    • [1]DTDIR (def=0x0) // Data transfer direction selection
    • [0]DTEN (def=0x0) // DTEN
  • 0x520C8030DCNTR// data counter register

    • [0:24]DATACOUNT (def=0x0) // Data count value
  • 0x520C8034STAR// status register

    • [28]IDMABTC (def=0x0) // IDMA buffer transfer complete
    • [27]IDMATE (def=0x0) // IDMA transfer error
    • [26]CKSTOP (def=0x0) // SDMMC_CK stopped in Voltage switch procedure
    • [25]VSWEND (def=0x0) // Voltage switch critical timing section completion
    • [24]ACKTIMEOUT (def=0x0) // Boot acknowledgment timeout
    • [23]ACKFAIL (def=0x0) // Boot acknowledgment received (boot acknowledgment check fail)
    • [22]SDIOIT (def=0x0) // SDIO interrupt received
    • [21]BUSYD0END (def=0x0) // end of SDMMC_D0 Busy following a CMD response detected
    • [20]BUSYD0 (def=0x0) // Inverted value of SDMMC_D0 line (Busy), sampled at the end of a CMD response and a second time 2 SD
    • [19]RXFIFOE (def=0x0) // Receive FIFO empty
    • [18]TXFIFOE (def=0x0) // Transmit FIFO empty
    • [17]RXFIFOF (def=0x0) // Receive FIFO full
    • [16]TXFIFOF (def=0x0) // Transmit FIFO full
    • [15]RXFIFOHF (def=0x0) // Receive FIFO half full
    • [14]TXFIFOHE (def=0x0) // Transmit FIFO half empty
    • [13]CPSMACT (def=0x0) // Command path state machine active, i.e. not in Idle state
    • [12]DPSMACT (def=0x0) // Data path state machine active, i.e. not in Idle state
    • [11]DABORT (def=0x0) // Data transfer aborted by CMD12
    • [10]DBCKEND (def=0x0) // Data block sent/received
    • [9]DHOLD (def=0x0) // Data transfer Hold
    • [8]DATAEND (def=0x0) // Data transfer ended correctly
    • [7]CMDSENT (def=0x0) // Command sent (no response required)
    • [6]CMDREND (def=0x0) // Command response received (CRC check passed, or no CRC)
    • [5]RXOVERR (def=0x0) // Received FIFO overrun error (masked by hardware when IDMA is enabled)
    • [4]TXUNDERR (def=0x0) // Transmit FIFO underrun error (masked by hardware when IDMA is enabled)
    • [3]DTIMEOUT (def=0x0) // Data timeout
    • [2]CTIMEOUT (def=0x0) // Command response timeout
    • [1]DCRCFAIL (def=0x0) // Data block sent/received (CRC check failed)
    • [0]CCRCFAIL (def=0x0) // Command response received (CRC check failed)
  • 0x520C8038ICR// interrupt clear register

    • [28]IDMABTCC (def=0x0) // IDMA buffer transfer complete clear bit
    • [27]IDMATEC (def=0x0) // IDMA transfer error clear bit
    • [26]CKSTOPC (def=0x0) // CKSTOP flag clear bit
    • [25]VSWENDC (def=0x0) // VSWEND flag clear bit
    • [24]ACKTIMEOUTC (def=0x0) // ACKTIMEOUT flag clear bit
    • [23]ACKFAILC (def=0x0) // ACKFAIL flag clear bit
    • [22]SDIOITC (def=0x0) // SDIOIT flag clear bit
    • [21]BUSYD0ENDC (def=0x0) // BUSYD0END flag clear bit
    • [11]DABORTC (def=0x0) // DABORT flag clear bit
    • [10]DBCKENDC (def=0x0) // DBCKEND flag clear bit
    • [9]DHOLDC (def=0x0) // DHOLD flag clear bit
    • [8]DATAENDC (def=0x0) // DATAEND flag clear bit
    • [7]CMDSENTC (def=0x0) // CMDSENT flag clear bit
    • [6]CMDRENDC (def=0x0) // CMDREND flag clear bit
    • [5]RXOVERRC (def=0x0) // RXOVERR flag clear bit
    • [4]TXUNDERRC (def=0x0) // TXUNDERR flag clear bit
    • [3]DTIMEOUTC (def=0x0) // DTIMEOUT flag clear bit
    • [2]CTIMEOUTC (def=0x0) // CTIMEOUT flag clear bit
    • [1]DCRCFAILC (def=0x0) // DCRCFAIL flag clear bit
    • [0]CCRCFAILC (def=0x0) // CCRCFAIL flag clear bit
  • 0x520C803CMASKR// mask register

    • [28]IDMABTCIE (def=0x0) // IDMA buffer transfer complete interrupt enable
    • [26]CKSTOPIE (def=0x0) // Voltage Switch clock stopped interrupt enable
    • [25]VSWENDIE (def=0x0) // Voltage switch critical timing section completion interrupt enable
    • [24]ACKTIMEOUTIE (def=0x0) // Acknowledgment timeout interrupt enable
    • [23]ACKFAILIE (def=0x0) // Acknowledgment Fail interrupt enable
    • [22]SDIOITIE (def=0x0) // SDIO mode interrupt received interrupt enable
    • [21]BUSYD0ENDIE (def=0x0) // BUSYD0END interrupt enable
    • [18]TXFIFOEIE (def=0x0) // Tx FIFO empty interrupt enable
    • [17]RXFIFOFIE (def=0x0) // Rx FIFO full interrupt enable
    • [15]RXFIFOHFIE (def=0x0) // Rx FIFO half full interrupt enable
    • [14]TXFIFOHEIE (def=0x0) // Tx FIFO half empty interrupt enable
    • [11]DABORTIE (def=0x0) // Data transfer aborted interrupt enable
    • [10]DBCKENDIE (def=0x0) // Data block end interrupt enable
    • [9]DHOLDIE (def=0x0) // Data hold interrupt enable
    • [8]DATAENDIE (def=0x0) // Data end interrupt enable
    • [7]CMDSENTIE (def=0x0) // Command sent interrupt enable
    • [6]CMDRENDIE (def=0x0) // Command response received interrupt enable
    • [5]RXOVERRIE (def=0x0) // Rx FIFO overrun error interrupt enable
    • [4]TXUNDERRIE (def=0x0) // Tx FIFO underrun error interrupt enable
    • [3]DTIMEOUTIE (def=0x0) // Data timeout interrupt enable
    • [2]CTIMEOUTIE (def=0x0) // Command timeout interrupt enable
    • [1]DCRCFAILIE (def=0x0) // Data CRC fail interrupt enable
    • [0]CCRCFAILIE (def=0x0) // Command CRC fail interrupt enable
  • 0x520C8040ACKTIMER// acknowledgment timer register

    • [0:24]ACKTIME (def=0x0) // Boot acknowledgment timeout period
  • 0x520C8080FIFOR0// data FIFO register 0

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8084FIFOR1// data FIFO register 1

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8088FIFOR2// data FIFO register 2

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C808CFIFOR3// data FIFO register 3

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8090FIFOR4// data FIFO register 4

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8094FIFOR5// data FIFO register 5

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8098FIFOR6// data FIFO register 6

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C809CFIFOR7// data FIFO register 7

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C80A0FIFOR8// data FIFO register 8

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C80A4FIFOR9// data FIFO register 9

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C80A8FIFOR10// data FIFO register 10

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C80ACFIFOR11// data FIFO register 11

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C80B0FIFOR12// data FIFO register 12

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C80B4FIFOR13// data FIFO register 13

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C80B8FIFOR14// data FIFO register 14

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C80BCFIFOR15// data FIFO register 15

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8050SDMMC_IDMACTRLR// DMA control register

    • [0]IDMAEN (def=0x0) // IDMA enable This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).
    • [1]IDMABMODE (def=0x0) // Buffer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)
  • 0x520C8054SDMMC_IDMABSIZER// buffer size register

    • [5:16]IDMABNDT (def=0x0) // Number of bytes per buffer
  • 0x520C8058SDMMC_IDMABASER// buffer base address register

    • [0:31]IDMABASE (def=0x0) // Buffer memory base address bits [31:2], shall be word aligned (bit [1:0] are always 0 and read only
  • 0x520C8064SDMMC_IDMALAR// linked list address register

    • [31]ULA (def=0x0) // Update SDMMC_IDMALAR from linked list when in linked list mode (SDMMC_IDMACTRLR.IDMABMODE select li
    • [30]ULS (def=0x0) // Update SDMMC_IDMABSIZE from the next linked list when in linked list mode (SDMMC_IDMACTRLR.IDMABMOD
    • [29]ABR (def=0x0) // Acknowledge linked list buffer ready
    • [2:15]IDMALA (def=0x0) // Acknowledge linked list buffer ready
  • 0x520C8068SDMMC_IDMABAR// linked list memory base register

    • [2:31]IDMABA (def=0x0) // Word aligned Linked list memory base address
• 0x420C8C00SDMMC2//

  • 0x420C8C00POWER// power control register

    • [0:1]PWRCTRL (def=0x0) // SDMMC state control bits
    • [2]VSWITCH (def=0x0) // Voltage switch sequence start
    • [3]VSWITCHEN (def=0x0) // Voltage switch procedure enable
    • [4]DIRPOL (def=0x0) // Data and command direction signals polarity selection
  • 0x420C8C04CLKCR// clock control register

    • [20:21]SELCLKRX (def=0x0) // Receive clock selection
    • [19]BUSSPEED (def=0x0) // Bus speed mode selection between DS, HS, SDR12, SDR25 and SDR50,DDR50, SDR104
    • [18]DDR (def=0x0) // Data rate signaling selection
    • [17]HWFC_EN (def=0x0) // HW Flow Control enable
    • [16]NEGEDGE (def=0x0) // SDIO_CK dephasing selection bit
    • [14:15]WIDBUS (def=0x0) // Wide bus mode enable bit
    • [12]PWRSAV (def=0x0) // Power saving configuration bit
    • [0:9]CLKDIV (def=0x0) // Clock divide factor
  • 0x420C8C08ARGR// argument register

    • [0:31]CMDARG (def=0x0) // Command argument
  • 0x420C8C0CCMDR// command register

    • [16]CMDSUSPEND (def=0x0) // The CPSM treats the command as a Suspend or Resume command and signals interrupt period start/end
    • [15]BOOTEN (def=0x0) // Enable boot mode procedure
    • [14]BOOTMODE (def=0x0) // Select the boot mode procedure to be used
    • [13]DTHOLD (def=0x0) // Hold new data block transmission and reception in the DPSM
    • [12]CPSMEN (def=0x0) // Command path state machine (CPSM) Enable bit
    • [11]WAITPEND (def=0x0) // CPSM Waits for ends of data transfer (CmdPend internal signal) from DPSM
    • [10]WAITINT (def=0x0) // CPSM waits for interrupt request
    • [8:9]WAITRESP (def=0x0) // Wait for response bits
    • [7]CMDSTOP (def=0x0) // The CPSM treats the command as a Stop Transmission command and signals Abort to the DPSM
    • [6]CMDTRANS (def=0x0) // The CPSM treats the command as a data transfer command, stops the interrupt period, and signals Dat
    • [0:5]CMDINDEX (def=0x0) // Command index
  • 0x420C8C10RESPCMDR// command response register

    • [0:5]RESPCMD (def=0x0) // Response command index
  • 0x420C8C14RESP1// response 1 register

    • [0:31]CARDSTATUS1 (def=0x0) // CARDSTATUS1
  • 0x420C8C18RESP2// response 2 register

    • [0:31]CARDSTATUS2 (def=0x0) // CARDSTATUS2
  • 0x420C8C1CRESP3// response 3 register

    • [0:31]CARDSTATUS3 (def=0x0) // CARDSTATUS3
  • 0x420C8C20RESP4// response 4 register

    • [0:31]CARDSTATUS4 (def=0x0) // CARDSTATUS4
  • 0x420C8C24DTIMER// data timer register

    • [0:31]DATATIME (def=0x0) // Data and R1b busy timeout period
  • 0x420C8C28DLENR// data length register

    • [0:24]DATALENGTH (def=0x0) // Data length value
  • 0x420C8C2CDCTRL// data control register

    • [13]FIFORST (def=0x0) // FIFO reset, will flush any remaining data
    • [12]BOOTACKEN (def=0x0) // Enable the reception of the boot acknowledgment
    • [11]SDIOEN (def=0x0) // SD I/O enable functions
    • [10]RWMOD (def=0x0) // Read wait mode
    • [9]RWSTOP (def=0x0) // Read wait stop
    • [8]RWSTART (def=0x0) // Read wait start
    • [4:7]DBLOCKSIZE (def=0x0) // Data block size
    • [2:3]DTMODE (def=0x0) // Data transfer mode selection
    • [1]DTDIR (def=0x0) // Data transfer direction selection
    • [0]DTEN (def=0x0) // DTEN
  • 0x420C8C30DCNTR// data counter register

    • [0:24]DATACOUNT (def=0x0) // Data count value
  • 0x420C8C34STAR// status register

    • [28]IDMABTC (def=0x0) // IDMA buffer transfer complete
    • [27]IDMATE (def=0x0) // IDMA transfer error
    • [26]CKSTOP (def=0x0) // SDMMC_CK stopped in Voltage switch procedure
    • [25]VSWEND (def=0x0) // Voltage switch critical timing section completion
    • [24]ACKTIMEOUT (def=0x0) // Boot acknowledgment timeout
    • [23]ACKFAIL (def=0x0) // Boot acknowledgment received (boot acknowledgment check fail)
    • [22]SDIOIT (def=0x0) // SDIO interrupt received
    • [21]BUSYD0END (def=0x0) // end of SDMMC_D0 Busy following a CMD response detected
    • [20]BUSYD0 (def=0x0) // Inverted value of SDMMC_D0 line (Busy), sampled at the end of a CMD response and a second time 2 SD
    • [19]RXFIFOE (def=0x0) // Receive FIFO empty
    • [18]TXFIFOE (def=0x0) // Transmit FIFO empty
    • [17]RXFIFOF (def=0x0) // Receive FIFO full
    • [16]TXFIFOF (def=0x0) // Transmit FIFO full
    • [15]RXFIFOHF (def=0x0) // Receive FIFO half full
    • [14]TXFIFOHE (def=0x0) // Transmit FIFO half empty
    • [13]CPSMACT (def=0x0) // Command path state machine active, i.e. not in Idle state
    • [12]DPSMACT (def=0x0) // Data path state machine active, i.e. not in Idle state
    • [11]DABORT (def=0x0) // Data transfer aborted by CMD12
    • [10]DBCKEND (def=0x0) // Data block sent/received
    • [9]DHOLD (def=0x0) // Data transfer Hold
    • [8]DATAEND (def=0x0) // Data transfer ended correctly
    • [7]CMDSENT (def=0x0) // Command sent (no response required)
    • [6]CMDREND (def=0x0) // Command response received (CRC check passed, or no CRC)
    • [5]RXOVERR (def=0x0) // Received FIFO overrun error (masked by hardware when IDMA is enabled)
    • [4]TXUNDERR (def=0x0) // Transmit FIFO underrun error (masked by hardware when IDMA is enabled)
    • [3]DTIMEOUT (def=0x0) // Data timeout
    • [2]CTIMEOUT (def=0x0) // Command response timeout
    • [1]DCRCFAIL (def=0x0) // Data block sent/received (CRC check failed)
    • [0]CCRCFAIL (def=0x0) // Command response received (CRC check failed)
  • 0x420C8C38ICR// interrupt clear register

    • [28]IDMABTCC (def=0x0) // IDMA buffer transfer complete clear bit
    • [27]IDMATEC (def=0x0) // IDMA transfer error clear bit
    • [26]CKSTOPC (def=0x0) // CKSTOP flag clear bit
    • [25]VSWENDC (def=0x0) // VSWEND flag clear bit
    • [24]ACKTIMEOUTC (def=0x0) // ACKTIMEOUT flag clear bit
    • [23]ACKFAILC (def=0x0) // ACKFAIL flag clear bit
    • [22]SDIOITC (def=0x0) // SDIOIT flag clear bit
    • [21]BUSYD0ENDC (def=0x0) // BUSYD0END flag clear bit
    • [11]DABORTC (def=0x0) // DABORT flag clear bit
    • [10]DBCKENDC (def=0x0) // DBCKEND flag clear bit
    • [9]DHOLDC (def=0x0) // DHOLD flag clear bit
    • [8]DATAENDC (def=0x0) // DATAEND flag clear bit
    • [7]CMDSENTC (def=0x0) // CMDSENT flag clear bit
    • [6]CMDRENDC (def=0x0) // CMDREND flag clear bit
    • [5]RXOVERRC (def=0x0) // RXOVERR flag clear bit
    • [4]TXUNDERRC (def=0x0) // TXUNDERR flag clear bit
    • [3]DTIMEOUTC (def=0x0) // DTIMEOUT flag clear bit
    • [2]CTIMEOUTC (def=0x0) // CTIMEOUT flag clear bit
    • [1]DCRCFAILC (def=0x0) // DCRCFAIL flag clear bit
    • [0]CCRCFAILC (def=0x0) // CCRCFAIL flag clear bit
  • 0x420C8C3CMASKR// mask register

    • [28]IDMABTCIE (def=0x0) // IDMA buffer transfer complete interrupt enable
    • [26]CKSTOPIE (def=0x0) // Voltage Switch clock stopped interrupt enable
    • [25]VSWENDIE (def=0x0) // Voltage switch critical timing section completion interrupt enable
    • [24]ACKTIMEOUTIE (def=0x0) // Acknowledgment timeout interrupt enable
    • [23]ACKFAILIE (def=0x0) // Acknowledgment Fail interrupt enable
    • [22]SDIOITIE (def=0x0) // SDIO mode interrupt received interrupt enable
    • [21]BUSYD0ENDIE (def=0x0) // BUSYD0END interrupt enable
    • [18]TXFIFOEIE (def=0x0) // Tx FIFO empty interrupt enable
    • [17]RXFIFOFIE (def=0x0) // Rx FIFO full interrupt enable
    • [15]RXFIFOHFIE (def=0x0) // Rx FIFO half full interrupt enable
    • [14]TXFIFOHEIE (def=0x0) // Tx FIFO half empty interrupt enable
    • [11]DABORTIE (def=0x0) // Data transfer aborted interrupt enable
    • [10]DBCKENDIE (def=0x0) // Data block end interrupt enable
    • [9]DHOLDIE (def=0x0) // Data hold interrupt enable
    • [8]DATAENDIE (def=0x0) // Data end interrupt enable
    • [7]CMDSENTIE (def=0x0) // Command sent interrupt enable
    • [6]CMDRENDIE (def=0x0) // Command response received interrupt enable
    • [5]RXOVERRIE (def=0x0) // Rx FIFO overrun error interrupt enable
    • [4]TXUNDERRIE (def=0x0) // Tx FIFO underrun error interrupt enable
    • [3]DTIMEOUTIE (def=0x0) // Data timeout interrupt enable
    • [2]CTIMEOUTIE (def=0x0) // Command timeout interrupt enable
    • [1]DCRCFAILIE (def=0x0) // Data CRC fail interrupt enable
    • [0]CCRCFAILIE (def=0x0) // Command CRC fail interrupt enable
  • 0x420C8C40ACKTIMER// acknowledgment timer register

    • [0:24]ACKTIME (def=0x0) // Boot acknowledgment timeout period
  • 0x420C8C80FIFOR0// data FIFO register 0

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8C84FIFOR1// data FIFO register 1

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8C88FIFOR2// data FIFO register 2

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8C8CFIFOR3// data FIFO register 3

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8C90FIFOR4// data FIFO register 4

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8C94FIFOR5// data FIFO register 5

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8C98FIFOR6// data FIFO register 6

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8C9CFIFOR7// data FIFO register 7

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8CA0FIFOR8// data FIFO register 8

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8CA4FIFOR9// data FIFO register 9

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8CA8FIFOR10// data FIFO register 10

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8CACFIFOR11// data FIFO register 11

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8CB0FIFOR12// data FIFO register 12

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8CB4FIFOR13// data FIFO register 13

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8CB8FIFOR14// data FIFO register 14

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8CBCFIFOR15// data FIFO register 15

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x420C8C50SDMMC_IDMACTRLR// DMA control register

    • [0]IDMAEN (def=0x0) // IDMA enable This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).
    • [1]IDMABMODE (def=0x0) // Buffer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)
  • 0x420C8C54SDMMC_IDMABSIZER// buffer size register

    • [5:16]IDMABNDT (def=0x0) // Number of bytes per buffer
  • 0x420C8C58SDMMC_IDMABASER// buffer base address register

    • [0:31]IDMABASE (def=0x0) // Buffer memory base address bits [31:2], shall be word aligned (bit [1:0] are always 0 and read only
  • 0x420C8C64SDMMC_IDMALAR// linked list address register

    • [31]ULA (def=0x0) // Update SDMMC_IDMALAR from linked list when in linked list mode (SDMMC_IDMACTRLR.IDMABMODE select li
    • [30]ULS (def=0x0) // Update SDMMC_IDMABSIZE from the next linked list when in linked list mode (SDMMC_IDMACTRLR.IDMABMOD
    • [29]ABR (def=0x0) // Acknowledge linked list buffer ready
    • [2:15]IDMALA (def=0x0) // Acknowledge linked list buffer ready
  • 0x420C8C68SDMMC_IDMABAR// linked list memory base register

    • [2:31]IDMABA (def=0x0) // Word aligned Linked list memory base address
  interrupts:
  • [79] SDMMC2 // SDMMC2 global interrupt
• 0x520C8C00SEC_SDMMC2//

  • 0x520C8C00POWER// power control register

    • [0:1]PWRCTRL (def=0x0) // SDMMC state control bits
    • [2]VSWITCH (def=0x0) // Voltage switch sequence start
    • [3]VSWITCHEN (def=0x0) // Voltage switch procedure enable
    • [4]DIRPOL (def=0x0) // Data and command direction signals polarity selection
  • 0x520C8C04CLKCR// clock control register

    • [20:21]SELCLKRX (def=0x0) // Receive clock selection
    • [19]BUSSPEED (def=0x0) // Bus speed mode selection between DS, HS, SDR12, SDR25 and SDR50,DDR50, SDR104
    • [18]DDR (def=0x0) // Data rate signaling selection
    • [17]HWFC_EN (def=0x0) // HW Flow Control enable
    • [16]NEGEDGE (def=0x0) // SDIO_CK dephasing selection bit
    • [14:15]WIDBUS (def=0x0) // Wide bus mode enable bit
    • [12]PWRSAV (def=0x0) // Power saving configuration bit
    • [0:9]CLKDIV (def=0x0) // Clock divide factor
  • 0x520C8C08ARGR// argument register

    • [0:31]CMDARG (def=0x0) // Command argument
  • 0x520C8C0CCMDR// command register

    • [16]CMDSUSPEND (def=0x0) // The CPSM treats the command as a Suspend or Resume command and signals interrupt period start/end
    • [15]BOOTEN (def=0x0) // Enable boot mode procedure
    • [14]BOOTMODE (def=0x0) // Select the boot mode procedure to be used
    • [13]DTHOLD (def=0x0) // Hold new data block transmission and reception in the DPSM
    • [12]CPSMEN (def=0x0) // Command path state machine (CPSM) Enable bit
    • [11]WAITPEND (def=0x0) // CPSM Waits for ends of data transfer (CmdPend internal signal) from DPSM
    • [10]WAITINT (def=0x0) // CPSM waits for interrupt request
    • [8:9]WAITRESP (def=0x0) // Wait for response bits
    • [7]CMDSTOP (def=0x0) // The CPSM treats the command as a Stop Transmission command and signals Abort to the DPSM
    • [6]CMDTRANS (def=0x0) // The CPSM treats the command as a data transfer command, stops the interrupt period, and signals Dat
    • [0:5]CMDINDEX (def=0x0) // Command index
  • 0x520C8C10RESPCMDR// command response register

    • [0:5]RESPCMD (def=0x0) // Response command index
  • 0x520C8C14RESP1// response 1 register

    • [0:31]CARDSTATUS1 (def=0x0) // CARDSTATUS1
  • 0x520C8C18RESP2// response 2 register

    • [0:31]CARDSTATUS2 (def=0x0) // CARDSTATUS2
  • 0x520C8C1CRESP3// response 3 register

    • [0:31]CARDSTATUS3 (def=0x0) // CARDSTATUS3
  • 0x520C8C20RESP4// response 4 register

    • [0:31]CARDSTATUS4 (def=0x0) // CARDSTATUS4
  • 0x520C8C24DTIMER// data timer register

    • [0:31]DATATIME (def=0x0) // Data and R1b busy timeout period
  • 0x520C8C28DLENR// data length register

    • [0:24]DATALENGTH (def=0x0) // Data length value
  • 0x520C8C2CDCTRL// data control register

    • [13]FIFORST (def=0x0) // FIFO reset, will flush any remaining data
    • [12]BOOTACKEN (def=0x0) // Enable the reception of the boot acknowledgment
    • [11]SDIOEN (def=0x0) // SD I/O enable functions
    • [10]RWMOD (def=0x0) // Read wait mode
    • [9]RWSTOP (def=0x0) // Read wait stop
    • [8]RWSTART (def=0x0) // Read wait start
    • [4:7]DBLOCKSIZE (def=0x0) // Data block size
    • [2:3]DTMODE (def=0x0) // Data transfer mode selection
    • [1]DTDIR (def=0x0) // Data transfer direction selection
    • [0]DTEN (def=0x0) // DTEN
  • 0x520C8C30DCNTR// data counter register

    • [0:24]DATACOUNT (def=0x0) // Data count value
  • 0x520C8C34STAR// status register

    • [28]IDMABTC (def=0x0) // IDMA buffer transfer complete
    • [27]IDMATE (def=0x0) // IDMA transfer error
    • [26]CKSTOP (def=0x0) // SDMMC_CK stopped in Voltage switch procedure
    • [25]VSWEND (def=0x0) // Voltage switch critical timing section completion
    • [24]ACKTIMEOUT (def=0x0) // Boot acknowledgment timeout
    • [23]ACKFAIL (def=0x0) // Boot acknowledgment received (boot acknowledgment check fail)
    • [22]SDIOIT (def=0x0) // SDIO interrupt received
    • [21]BUSYD0END (def=0x0) // end of SDMMC_D0 Busy following a CMD response detected
    • [20]BUSYD0 (def=0x0) // Inverted value of SDMMC_D0 line (Busy), sampled at the end of a CMD response and a second time 2 SD
    • [19]RXFIFOE (def=0x0) // Receive FIFO empty
    • [18]TXFIFOE (def=0x0) // Transmit FIFO empty
    • [17]RXFIFOF (def=0x0) // Receive FIFO full
    • [16]TXFIFOF (def=0x0) // Transmit FIFO full
    • [15]RXFIFOHF (def=0x0) // Receive FIFO half full
    • [14]TXFIFOHE (def=0x0) // Transmit FIFO half empty
    • [13]CPSMACT (def=0x0) // Command path state machine active, i.e. not in Idle state
    • [12]DPSMACT (def=0x0) // Data path state machine active, i.e. not in Idle state
    • [11]DABORT (def=0x0) // Data transfer aborted by CMD12
    • [10]DBCKEND (def=0x0) // Data block sent/received
    • [9]DHOLD (def=0x0) // Data transfer Hold
    • [8]DATAEND (def=0x0) // Data transfer ended correctly
    • [7]CMDSENT (def=0x0) // Command sent (no response required)
    • [6]CMDREND (def=0x0) // Command response received (CRC check passed, or no CRC)
    • [5]RXOVERR (def=0x0) // Received FIFO overrun error (masked by hardware when IDMA is enabled)
    • [4]TXUNDERR (def=0x0) // Transmit FIFO underrun error (masked by hardware when IDMA is enabled)
    • [3]DTIMEOUT (def=0x0) // Data timeout
    • [2]CTIMEOUT (def=0x0) // Command response timeout
    • [1]DCRCFAIL (def=0x0) // Data block sent/received (CRC check failed)
    • [0]CCRCFAIL (def=0x0) // Command response received (CRC check failed)
  • 0x520C8C38ICR// interrupt clear register

    • [28]IDMABTCC (def=0x0) // IDMA buffer transfer complete clear bit
    • [27]IDMATEC (def=0x0) // IDMA transfer error clear bit
    • [26]CKSTOPC (def=0x0) // CKSTOP flag clear bit
    • [25]VSWENDC (def=0x0) // VSWEND flag clear bit
    • [24]ACKTIMEOUTC (def=0x0) // ACKTIMEOUT flag clear bit
    • [23]ACKFAILC (def=0x0) // ACKFAIL flag clear bit
    • [22]SDIOITC (def=0x0) // SDIOIT flag clear bit
    • [21]BUSYD0ENDC (def=0x0) // BUSYD0END flag clear bit
    • [11]DABORTC (def=0x0) // DABORT flag clear bit
    • [10]DBCKENDC (def=0x0) // DBCKEND flag clear bit
    • [9]DHOLDC (def=0x0) // DHOLD flag clear bit
    • [8]DATAENDC (def=0x0) // DATAEND flag clear bit
    • [7]CMDSENTC (def=0x0) // CMDSENT flag clear bit
    • [6]CMDRENDC (def=0x0) // CMDREND flag clear bit
    • [5]RXOVERRC (def=0x0) // RXOVERR flag clear bit
    • [4]TXUNDERRC (def=0x0) // TXUNDERR flag clear bit
    • [3]DTIMEOUTC (def=0x0) // DTIMEOUT flag clear bit
    • [2]CTIMEOUTC (def=0x0) // CTIMEOUT flag clear bit
    • [1]DCRCFAILC (def=0x0) // DCRCFAIL flag clear bit
    • [0]CCRCFAILC (def=0x0) // CCRCFAIL flag clear bit
  • 0x520C8C3CMASKR// mask register

    • [28]IDMABTCIE (def=0x0) // IDMA buffer transfer complete interrupt enable
    • [26]CKSTOPIE (def=0x0) // Voltage Switch clock stopped interrupt enable
    • [25]VSWENDIE (def=0x0) // Voltage switch critical timing section completion interrupt enable
    • [24]ACKTIMEOUTIE (def=0x0) // Acknowledgment timeout interrupt enable
    • [23]ACKFAILIE (def=0x0) // Acknowledgment Fail interrupt enable
    • [22]SDIOITIE (def=0x0) // SDIO mode interrupt received interrupt enable
    • [21]BUSYD0ENDIE (def=0x0) // BUSYD0END interrupt enable
    • [18]TXFIFOEIE (def=0x0) // Tx FIFO empty interrupt enable
    • [17]RXFIFOFIE (def=0x0) // Rx FIFO full interrupt enable
    • [15]RXFIFOHFIE (def=0x0) // Rx FIFO half full interrupt enable
    • [14]TXFIFOHEIE (def=0x0) // Tx FIFO half empty interrupt enable
    • [11]DABORTIE (def=0x0) // Data transfer aborted interrupt enable
    • [10]DBCKENDIE (def=0x0) // Data block end interrupt enable
    • [9]DHOLDIE (def=0x0) // Data hold interrupt enable
    • [8]DATAENDIE (def=0x0) // Data end interrupt enable
    • [7]CMDSENTIE (def=0x0) // Command sent interrupt enable
    • [6]CMDRENDIE (def=0x0) // Command response received interrupt enable
    • [5]RXOVERRIE (def=0x0) // Rx FIFO overrun error interrupt enable
    • [4]TXUNDERRIE (def=0x0) // Tx FIFO underrun error interrupt enable
    • [3]DTIMEOUTIE (def=0x0) // Data timeout interrupt enable
    • [2]CTIMEOUTIE (def=0x0) // Command timeout interrupt enable
    • [1]DCRCFAILIE (def=0x0) // Data CRC fail interrupt enable
    • [0]CCRCFAILIE (def=0x0) // Command CRC fail interrupt enable
  • 0x520C8C40ACKTIMER// acknowledgment timer register

    • [0:24]ACKTIME (def=0x0) // Boot acknowledgment timeout period
  • 0x520C8C80FIFOR0// data FIFO register 0

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8C84FIFOR1// data FIFO register 1

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8C88FIFOR2// data FIFO register 2

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8C8CFIFOR3// data FIFO register 3

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8C90FIFOR4// data FIFO register 4

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8C94FIFOR5// data FIFO register 5

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8C98FIFOR6// data FIFO register 6

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8C9CFIFOR7// data FIFO register 7

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8CA0FIFOR8// data FIFO register 8

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8CA4FIFOR9// data FIFO register 9

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8CA8FIFOR10// data FIFO register 10

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8CACFIFOR11// data FIFO register 11

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8CB0FIFOR12// data FIFO register 12

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8CB4FIFOR13// data FIFO register 13

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8CB8FIFOR14// data FIFO register 14

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8CBCFIFOR15// data FIFO register 15

    • [0:31]FIFODATA (def=0x0) // Receive and transmit FIFO data
  • 0x520C8C50SDMMC_IDMACTRLR// DMA control register

    • [0]IDMAEN (def=0x0) // IDMA enable This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).
    • [1]IDMABMODE (def=0x0) // Buffer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)
  • 0x520C8C54SDMMC_IDMABSIZER// buffer size register

    • [5:16]IDMABNDT (def=0x0) // Number of bytes per buffer
  • 0x520C8C58SDMMC_IDMABASER// buffer base address register

    • [0:31]IDMABASE (def=0x0) // Buffer memory base address bits [31:2], shall be word aligned (bit [1:0] are always 0 and read only
  • 0x520C8C64SDMMC_IDMALAR// linked list address register

    • [31]ULA (def=0x0) // Update SDMMC_IDMALAR from linked list when in linked list mode (SDMMC_IDMACTRLR.IDMABMODE select li
    • [30]ULS (def=0x0) // Update SDMMC_IDMABSIZE from the next linked list when in linked list mode (SDMMC_IDMACTRLR.IDMABMOD
    • [29]ABR (def=0x0) // Acknowledge linked list buffer ready
    • [2:15]IDMALA (def=0x0) // Acknowledge linked list buffer ready
  • 0x520C8C68SDMMC_IDMABAR// linked list memory base register

    • [2:31]IDMABA (def=0x0) // Word aligned Linked list memory base address
• 0x40013000SPI1// Serial peripheral interface

  • 0x40013000CR1// control register 1

    • [16]IOLOCK (def=0x0) // IOLOCK
    • [15]TCRCINI (def=0x0) // TCRCINI
    • [14]RCRCINI (def=0x0) // RCRCINI
    • [13]CRC33_17 (def=0x0) // CRC33_17
    • [12]SSI (def=0x0) // SSI
    • [11]HDDIR (def=0x0) // HDDIR
    • [10]CSUSP (def=0x0) // CSUSP
    • [9]CSTART (def=0x0) // CSTART
    • [8]MASRX (def=0x0) // MASRX
    • [0]SPE (def=0x0) // SPE
  • 0x40013004CR2// control register 2

    • [0:15]TSIZE (def=0x0) // TSIZE
  • 0x40013008CFG1// configuration register 1

    • [31]BPASS (def=0x0) // BPASS
    • [28:30]MBR (def=0x0) // Master baud rate
    • [22]CRCEN (def=0x0) // Hardware CRC computation enable
    • [16:20]CRCSIZE (def=0x7) // Length of CRC frame to be transacted and compared
    • [15]TXDMAEN (def=0x0) // Tx DMA stream enable
    • [14]RXDMAEN (def=0x0) // Rx DMA stream enable
    • [9]UDRCFG (def=0x0) // Behavior of slave transmitter at underrun condition
    • [5:8]FTHVL (def=0x0) // threshold level
    • [0:4]DSIZE (def=0x7) // Number of bits in at single SPI data frame
  • 0x4001300CCFG2// configuration register 2

    • [31]AFCNTR (def=0x0) // Alternate function GPIOs control
    • [30]SSOM (def=0x0) // SS output management in master mode
    • [29]SSOE (def=0x0) // SS output enable
    • [28]SSIOP (def=0x0) // SS input/output polarity
    • [26]SSM (def=0x0) // Software management of SS signal input
    • [25]CPOL (def=0x0) // Clock polarity
    • [24]CPHA (def=0x0) // Clock phase
    • [23]LSBFRST (def=0x0) // Data frame format
    • [22]MASTER (def=0x0) // SPI Master
    • [19:21]SP (def=0x0) // Serial Protocol
    • [17:18]COMM (def=0x0) // SPI Communication Mode
    • [15]IOSWP (def=0x0) // Swap functionality of MISO and MOSI pins
    • [14]RDIOP (def=0x0) // RDIOP
    • [13]RDIMM (def=0x0) // RDIMM
    • [4:7]MIDI (def=0x0) // Master Inter-Data Idleness
    • [0:3]MSSI (def=0x0) // Master SS Idleness
  • 0x40013010IER// Interrupt Enable Register

    • [9]MODFIE (def=0x0) // Mode Fault interrupt enable
    • [8]TIFREIE (def=0x0) // TIFRE interrupt enable
    • [7]CRCEIE (def=0x0) // CRC Interrupt enable
    • [6]OVRIE (def=0x0) // OVR interrupt enable
    • [5]UDRIE (def=0x0) // UDR interrupt enable
    • [4]TXTFIE (def=0x0) // TXTFIE interrupt enable
    • [3]EOTIE (def=0x0) // EOT, SUSP and TXC interrupt enable
    • [2]DPXPIE (def=0x0) // DXP interrupt enabled
    • [1]TXPIE (def=0x0) // TXP interrupt enable
    • [0]RXPIE (def=0x0) // RXP Interrupt Enable
  • 0x40013014SR// Status Register

    • [16:31]CTSIZE (def=0x0) // Number of data frames remaining in current TSIZE session
    • [15]RXWNE (def=0x0) // RxFIFO Word Not Empty
    • [13:14]RXPLVL (def=0x0) // RxFIFO Packing LeVeL
    • [12]TXC (def=0x1) // TxFIFO transmission complete
    • [11]SUSP (def=0x0) // SUSPend
    • [9]MODF (def=0x0) // Mode Fault
    • [8]TIFRE (def=0x0) // TI frame format error
    • [7]CRCE (def=0x0) // CRC Error
    • [6]OVR (def=0x0) // Overrun
    • [5]UDR (def=0x0) // Underrun at slave transmission mode
    • [4]TXTF (def=0x0) // Transmission Transfer Filled
    • [3]EOT (def=0x0) // End Of Transfer
    • [2]DXP (def=0x0) // Duplex Packet
    • [1]TXP (def=0x1) // Tx-Packet space available
    • [0]RXP (def=0x0) // Rx-Packet available
  • 0x40013018IFCR// Interrupt/Status Flags Clear Register

    • [11]SUSPC (def=0x0) // SUSPend flag clear
    • [9]MODFC (def=0x0) // Mode Fault flag clear
    • [8]TIFREC (def=0x0) // TI frame format error flag clear
    • [7]CRCEC (def=0x0) // CRC Error flag clear
    • [6]OVRC (def=0x0) // Overrun flag clear
    • [5]UDRC (def=0x0) // Underrun flag clear
    • [4]TXTFC (def=0x0) // Transmission Transfer Filled flag clear
    • [3]EOTC (def=0x0) // End Of Transfer flag clear
  • 0x4001301CAUTOCR// SPI autonomous mode control register

    • [21]TRIGEN (def=0x0) // TRIGEN
    • [20]TRIGPOL (def=0x0) // TRIGPOL
    • [16:19]TRIGSEL (def=0x0) // TRIGSEL
  • 0x40013020TXDR// Transmit Data Register

    • [0:31]TXDR (def=0x0) // Transmit data register
  • 0x40013030RXDR// Receive Data Register

    • [0:31]RXDR (def=0x0) // Receive data register
  • 0x40013040CRCPOLY// Polynomial Register

    • [0:31]CRCPOLY (def=0x107) // CRC polynomial register
  • 0x40013044TXCRC// Transmitter CRC Register

    • [0:31]TXCRC (def=0x0) // CRC register for transmitter
  • 0x40013048RXCRC// Receiver CRC Register

    • [0:31]RXCRC (def=0x0) // CRC register for receiver
  • 0x4001304CUDRDR// Underrun Data Register

    • [0:31]UDRDR (def=0x0) // Data at slave underrun condition
  interrupts:
  • [5] SPI1 // SPI1 global interrupt
• 0x50013000SEC_SPI1//

  • 0x50013000CR1// control register 1

    • [16]IOLOCK (def=0x0) // IOLOCK
    • [15]TCRCINI (def=0x0) // TCRCINI
    • [14]RCRCINI (def=0x0) // RCRCINI
    • [13]CRC33_17 (def=0x0) // CRC33_17
    • [12]SSI (def=0x0) // SSI
    • [11]HDDIR (def=0x0) // HDDIR
    • [10]CSUSP (def=0x0) // CSUSP
    • [9]CSTART (def=0x0) // CSTART
    • [8]MASRX (def=0x0) // MASRX
    • [0]SPE (def=0x0) // SPE
  • 0x50013004CR2// control register 2

    • [0:15]TSIZE (def=0x0) // TSIZE
  • 0x50013008CFG1// configuration register 1

    • [31]BPASS (def=0x0) // BPASS
    • [28:30]MBR (def=0x0) // Master baud rate
    • [22]CRCEN (def=0x0) // Hardware CRC computation enable
    • [16:20]CRCSIZE (def=0x7) // Length of CRC frame to be transacted and compared
    • [15]TXDMAEN (def=0x0) // Tx DMA stream enable
    • [14]RXDMAEN (def=0x0) // Rx DMA stream enable
    • [9]UDRCFG (def=0x0) // Behavior of slave transmitter at underrun condition
    • [5:8]FTHVL (def=0x0) // threshold level
    • [0:4]DSIZE (def=0x7) // Number of bits in at single SPI data frame
  • 0x5001300CCFG2// configuration register 2

    • [31]AFCNTR (def=0x0) // Alternate function GPIOs control
    • [30]SSOM (def=0x0) // SS output management in master mode
    • [29]SSOE (def=0x0) // SS output enable
    • [28]SSIOP (def=0x0) // SS input/output polarity
    • [26]SSM (def=0x0) // Software management of SS signal input
    • [25]CPOL (def=0x0) // Clock polarity
    • [24]CPHA (def=0x0) // Clock phase
    • [23]LSBFRST (def=0x0) // Data frame format
    • [22]MASTER (def=0x0) // SPI Master
    • [19:21]SP (def=0x0) // Serial Protocol
    • [17:18]COMM (def=0x0) // SPI Communication Mode
    • [15]IOSWP (def=0x0) // Swap functionality of MISO and MOSI pins
    • [14]RDIOP (def=0x0) // RDIOP
    • [13]RDIMM (def=0x0) // RDIMM
    • [4:7]MIDI (def=0x0) // Master Inter-Data Idleness
    • [0:3]MSSI (def=0x0) // Master SS Idleness
  • 0x50013010IER// Interrupt Enable Register

    • [9]MODFIE (def=0x0) // Mode Fault interrupt enable
    • [8]TIFREIE (def=0x0) // TIFRE interrupt enable
    • [7]CRCEIE (def=0x0) // CRC Interrupt enable
    • [6]OVRIE (def=0x0) // OVR interrupt enable
    • [5]UDRIE (def=0x0) // UDR interrupt enable
    • [4]TXTFIE (def=0x0) // TXTFIE interrupt enable
    • [3]EOTIE (def=0x0) // EOT, SUSP and TXC interrupt enable
    • [2]DPXPIE (def=0x0) // DXP interrupt enabled
    • [1]TXPIE (def=0x0) // TXP interrupt enable
    • [0]RXPIE (def=0x0) // RXP Interrupt Enable
  • 0x50013014SR// Status Register

    • [16:31]CTSIZE (def=0x0) // Number of data frames remaining in current TSIZE session
    • [15]RXWNE (def=0x0) // RxFIFO Word Not Empty
    • [13:14]RXPLVL (def=0x0) // RxFIFO Packing LeVeL
    • [12]TXC (def=0x1) // TxFIFO transmission complete
    • [11]SUSP (def=0x0) // SUSPend
    • [9]MODF (def=0x0) // Mode Fault
    • [8]TIFRE (def=0x0) // TI frame format error
    • [7]CRCE (def=0x0) // CRC Error
    • [6]OVR (def=0x0) // Overrun
    • [5]UDR (def=0x0) // Underrun at slave transmission mode
    • [4]TXTF (def=0x0) // Transmission Transfer Filled
    • [3]EOT (def=0x0) // End Of Transfer
    • [2]DXP (def=0x0) // Duplex Packet
    • [1]TXP (def=0x1) // Tx-Packet space available
    • [0]RXP (def=0x0) // Rx-Packet available
  • 0x50013018IFCR// Interrupt/Status Flags Clear Register

    • [11]SUSPC (def=0x0) // SUSPend flag clear
    • [9]MODFC (def=0x0) // Mode Fault flag clear
    • [8]TIFREC (def=0x0) // TI frame format error flag clear
    • [7]CRCEC (def=0x0) // CRC Error flag clear
    • [6]OVRC (def=0x0) // Overrun flag clear
    • [5]UDRC (def=0x0) // Underrun flag clear
    • [4]TXTFC (def=0x0) // Transmission Transfer Filled flag clear
    • [3]EOTC (def=0x0) // End Of Transfer flag clear
  • 0x5001301CAUTOCR// SPI autonomous mode control register

    • [21]TRIGEN (def=0x0) // TRIGEN
    • [20]TRIGPOL (def=0x0) // TRIGPOL
    • [16:19]TRIGSEL (def=0x0) // TRIGSEL
  • 0x50013020TXDR// Transmit Data Register

    • [0:31]TXDR (def=0x0) // Transmit data register
  • 0x50013030RXDR// Receive Data Register

    • [0:31]RXDR (def=0x0) // Receive data register
  • 0x50013040CRCPOLY// Polynomial Register

    • [0:31]CRCPOLY (def=0x107) // CRC polynomial register
  • 0x50013044TXCRC// Transmitter CRC Register

    • [0:31]TXCRC (def=0x0) // CRC register for transmitter
  • 0x50013048RXCRC// Receiver CRC Register

    • [0:31]RXCRC (def=0x0) // CRC register for receiver
  • 0x5001304CUDRDR// Underrun Data Register

    • [0:31]UDRDR (def=0x0) // Data at slave underrun condition
• 0x40003800SPI2//

  • 0x40003800CR1// control register 1

    • [16]IOLOCK (def=0x0) // IOLOCK
    • [15]TCRCINI (def=0x0) // TCRCINI
    • [14]RCRCINI (def=0x0) // RCRCINI
    • [13]CRC33_17 (def=0x0) // CRC33_17
    • [12]SSI (def=0x0) // SSI
    • [11]HDDIR (def=0x0) // HDDIR
    • [10]CSUSP (def=0x0) // CSUSP
    • [9]CSTART (def=0x0) // CSTART
    • [8]MASRX (def=0x0) // MASRX
    • [0]SPE (def=0x0) // SPE
  • 0x40003804CR2// control register 2

    • [0:15]TSIZE (def=0x0) // TSIZE
  • 0x40003808CFG1// configuration register 1

    • [31]BPASS (def=0x0) // BPASS
    • [28:30]MBR (def=0x0) // Master baud rate
    • [22]CRCEN (def=0x0) // Hardware CRC computation enable
    • [16:20]CRCSIZE (def=0x7) // Length of CRC frame to be transacted and compared
    • [15]TXDMAEN (def=0x0) // Tx DMA stream enable
    • [14]RXDMAEN (def=0x0) // Rx DMA stream enable
    • [9]UDRCFG (def=0x0) // Behavior of slave transmitter at underrun condition
    • [5:8]FTHVL (def=0x0) // threshold level
    • [0:4]DSIZE (def=0x7) // Number of bits in at single SPI data frame
  • 0x4000380CCFG2// configuration register 2

    • [31]AFCNTR (def=0x0) // Alternate function GPIOs control
    • [30]SSOM (def=0x0) // SS output management in master mode
    • [29]SSOE (def=0x0) // SS output enable
    • [28]SSIOP (def=0x0) // SS input/output polarity
    • [26]SSM (def=0x0) // Software management of SS signal input
    • [25]CPOL (def=0x0) // Clock polarity
    • [24]CPHA (def=0x0) // Clock phase
    • [23]LSBFRST (def=0x0) // Data frame format
    • [22]MASTER (def=0x0) // SPI Master
    • [19:21]SP (def=0x0) // Serial Protocol
    • [17:18]COMM (def=0x0) // SPI Communication Mode
    • [15]IOSWP (def=0x0) // Swap functionality of MISO and MOSI pins
    • [14]RDIOP (def=0x0) // RDIOP
    • [13]RDIMM (def=0x0) // RDIMM
    • [4:7]MIDI (def=0x0) // Master Inter-Data Idleness
    • [0:3]MSSI (def=0x0) // Master SS Idleness
  • 0x40003810IER// Interrupt Enable Register

    • [9]MODFIE (def=0x0) // Mode Fault interrupt enable
    • [8]TIFREIE (def=0x0) // TIFRE interrupt enable
    • [7]CRCEIE (def=0x0) // CRC Interrupt enable
    • [6]OVRIE (def=0x0) // OVR interrupt enable
    • [5]UDRIE (def=0x0) // UDR interrupt enable
    • [4]TXTFIE (def=0x0) // TXTFIE interrupt enable
    • [3]EOTIE (def=0x0) // EOT, SUSP and TXC interrupt enable
    • [2]DPXPIE (def=0x0) // DXP interrupt enabled
    • [1]TXPIE (def=0x0) // TXP interrupt enable
    • [0]RXPIE (def=0x0) // RXP Interrupt Enable
  • 0x40003814SR// Status Register

    • [16:31]CTSIZE (def=0x0) // Number of data frames remaining in current TSIZE session
    • [15]RXWNE (def=0x0) // RxFIFO Word Not Empty
    • [13:14]RXPLVL (def=0x0) // RxFIFO Packing LeVeL
    • [12]TXC (def=0x1) // TxFIFO transmission complete
    • [11]SUSP (def=0x0) // SUSPend
    • [9]MODF (def=0x0) // Mode Fault
    • [8]TIFRE (def=0x0) // TI frame format error
    • [7]CRCE (def=0x0) // CRC Error
    • [6]OVR (def=0x0) // Overrun
    • [5]UDR (def=0x0) // Underrun at slave transmission mode
    • [4]TXTF (def=0x0) // Transmission Transfer Filled
    • [3]EOT (def=0x0) // End Of Transfer
    • [2]DXP (def=0x0) // Duplex Packet
    • [1]TXP (def=0x1) // Tx-Packet space available
    • [0]RXP (def=0x0) // Rx-Packet available
  • 0x40003818IFCR// Interrupt/Status Flags Clear Register

    • [11]SUSPC (def=0x0) // SUSPend flag clear
    • [9]MODFC (def=0x0) // Mode Fault flag clear
    • [8]TIFREC (def=0x0) // TI frame format error flag clear
    • [7]CRCEC (def=0x0) // CRC Error flag clear
    • [6]OVRC (def=0x0) // Overrun flag clear
    • [5]UDRC (def=0x0) // Underrun flag clear
    • [4]TXTFC (def=0x0) // Transmission Transfer Filled flag clear
    • [3]EOTC (def=0x0) // End Of Transfer flag clear
  • 0x4000381CAUTOCR// SPI autonomous mode control register

    • [21]TRIGEN (def=0x0) // TRIGEN
    • [20]TRIGPOL (def=0x0) // TRIGPOL
    • [16:19]TRIGSEL (def=0x0) // TRIGSEL
  • 0x40003820TXDR// Transmit Data Register

    • [0:31]TXDR (def=0x0) // Transmit data register
  • 0x40003830RXDR// Receive Data Register

    • [0:31]RXDR (def=0x0) // Receive data register
  • 0x40003840CRCPOLY// Polynomial Register

    • [0:31]CRCPOLY (def=0x107) // CRC polynomial register
  • 0x40003844TXCRC// Transmitter CRC Register

    • [0:31]TXCRC (def=0x0) // CRC register for transmitter
  • 0x40003848RXCRC// Receiver CRC Register

    • [0:31]RXCRC (def=0x0) // CRC register for receiver
  • 0x4000384CUDRDR// Underrun Data Register

    • [0:31]UDRDR (def=0x0) // Data at slave underrun condition
  interrupts:
  • [48] SPI2 // SPI2 global interrupt
• 0x50003800SEC_SPI2//

  • 0x50003800CR1// control register 1

    • [16]IOLOCK (def=0x0) // IOLOCK
    • [15]TCRCINI (def=0x0) // TCRCINI
    • [14]RCRCINI (def=0x0) // RCRCINI
    • [13]CRC33_17 (def=0x0) // CRC33_17
    • [12]SSI (def=0x0) // SSI
    • [11]HDDIR (def=0x0) // HDDIR
    • [10]CSUSP (def=0x0) // CSUSP
    • [9]CSTART (def=0x0) // CSTART
    • [8]MASRX (def=0x0) // MASRX
    • [0]SPE (def=0x0) // SPE
  • 0x50003804CR2// control register 2

    • [0:15]TSIZE (def=0x0) // TSIZE
  • 0x50003808CFG1// configuration register 1

    • [31]BPASS (def=0x0) // BPASS
    • [28:30]MBR (def=0x0) // Master baud rate
    • [22]CRCEN (def=0x0) // Hardware CRC computation enable
    • [16:20]CRCSIZE (def=0x7) // Length of CRC frame to be transacted and compared
    • [15]TXDMAEN (def=0x0) // Tx DMA stream enable
    • [14]RXDMAEN (def=0x0) // Rx DMA stream enable
    • [9]UDRCFG (def=0x0) // Behavior of slave transmitter at underrun condition
    • [5:8]FTHVL (def=0x0) // threshold level
    • [0:4]DSIZE (def=0x7) // Number of bits in at single SPI data frame
  • 0x5000380CCFG2// configuration register 2

    • [31]AFCNTR (def=0x0) // Alternate function GPIOs control
    • [30]SSOM (def=0x0) // SS output management in master mode
    • [29]SSOE (def=0x0) // SS output enable
    • [28]SSIOP (def=0x0) // SS input/output polarity
    • [26]SSM (def=0x0) // Software management of SS signal input
    • [25]CPOL (def=0x0) // Clock polarity
    • [24]CPHA (def=0x0) // Clock phase
    • [23]LSBFRST (def=0x0) // Data frame format
    • [22]MASTER (def=0x0) // SPI Master
    • [19:21]SP (def=0x0) // Serial Protocol
    • [17:18]COMM (def=0x0) // SPI Communication Mode
    • [15]IOSWP (def=0x0) // Swap functionality of MISO and MOSI pins
    • [14]RDIOP (def=0x0) // RDIOP
    • [13]RDIMM (def=0x0) // RDIMM
    • [4:7]MIDI (def=0x0) // Master Inter-Data Idleness
    • [0:3]MSSI (def=0x0) // Master SS Idleness
  • 0x50003810IER// Interrupt Enable Register

    • [9]MODFIE (def=0x0) // Mode Fault interrupt enable
    • [8]TIFREIE (def=0x0) // TIFRE interrupt enable
    • [7]CRCEIE (def=0x0) // CRC Interrupt enable
    • [6]OVRIE (def=0x0) // OVR interrupt enable
    • [5]UDRIE (def=0x0) // UDR interrupt enable
    • [4]TXTFIE (def=0x0) // TXTFIE interrupt enable
    • [3]EOTIE (def=0x0) // EOT, SUSP and TXC interrupt enable
    • [2]DPXPIE (def=0x0) // DXP interrupt enabled
    • [1]TXPIE (def=0x0) // TXP interrupt enable
    • [0]RXPIE (def=0x0) // RXP Interrupt Enable
  • 0x50003814SR// Status Register

    • [16:31]CTSIZE (def=0x0) // Number of data frames remaining in current TSIZE session
    • [15]RXWNE (def=0x0) // RxFIFO Word Not Empty
    • [13:14]RXPLVL (def=0x0) // RxFIFO Packing LeVeL
    • [12]TXC (def=0x1) // TxFIFO transmission complete
    • [11]SUSP (def=0x0) // SUSPend
    • [9]MODF (def=0x0) // Mode Fault
    • [8]TIFRE (def=0x0) // TI frame format error
    • [7]CRCE (def=0x0) // CRC Error
    • [6]OVR (def=0x0) // Overrun
    • [5]UDR (def=0x0) // Underrun at slave transmission mode
    • [4]TXTF (def=0x0) // Transmission Transfer Filled
    • [3]EOT (def=0x0) // End Of Transfer
    • [2]DXP (def=0x0) // Duplex Packet
    • [1]TXP (def=0x1) // Tx-Packet space available
    • [0]RXP (def=0x0) // Rx-Packet available
  • 0x50003818IFCR// Interrupt/Status Flags Clear Register

    • [11]SUSPC (def=0x0) // SUSPend flag clear
    • [9]MODFC (def=0x0) // Mode Fault flag clear
    • [8]TIFREC (def=0x0) // TI frame format error flag clear
    • [7]CRCEC (def=0x0) // CRC Error flag clear
    • [6]OVRC (def=0x0) // Overrun flag clear
    • [5]UDRC (def=0x0) // Underrun flag clear
    • [4]TXTFC (def=0x0) // Transmission Transfer Filled flag clear
    • [3]EOTC (def=0x0) // End Of Transfer flag clear
  • 0x5000381CAUTOCR// SPI autonomous mode control register

    • [21]TRIGEN (def=0x0) // TRIGEN
    • [20]TRIGPOL (def=0x0) // TRIGPOL
    • [16:19]TRIGSEL (def=0x0) // TRIGSEL
  • 0x50003820TXDR// Transmit Data Register

    • [0:31]TXDR (def=0x0) // Transmit data register
  • 0x50003830RXDR// Receive Data Register

    • [0:31]RXDR (def=0x0) // Receive data register
  • 0x50003840CRCPOLY// Polynomial Register

    • [0:31]CRCPOLY (def=0x107) // CRC polynomial register
  • 0x50003844TXCRC// Transmitter CRC Register

    • [0:31]TXCRC (def=0x0) // CRC register for transmitter
  • 0x50003848RXCRC// Receiver CRC Register

    • [0:31]RXCRC (def=0x0) // CRC register for receiver
  • 0x5000384CUDRDR// Underrun Data Register

    • [0:31]UDRDR (def=0x0) // Data at slave underrun condition
• 0x46002000SPI3//

  • 0x46002000CR1// control register 1

    • [16]IOLOCK (def=0x0) // IOLOCK
    • [15]TCRCINI (def=0x0) // TCRCINI
    • [14]RCRCINI (def=0x0) // RCRCINI
    • [13]CRC33_17 (def=0x0) // CRC33_17
    • [12]SSI (def=0x0) // SSI
    • [11]HDDIR (def=0x0) // HDDIR
    • [10]CSUSP (def=0x0) // CSUSP
    • [9]CSTART (def=0x0) // CSTART
    • [8]MASRX (def=0x0) // MASRX
    • [0]SPE (def=0x0) // SPE
  • 0x46002004CR2// control register 2

    • [0:15]TSIZE (def=0x0) // TSIZE
  • 0x46002008CFG1// configuration register 1

    • [31]BPASS (def=0x0) // BPASS
    • [28:30]MBR (def=0x0) // Master baud rate
    • [22]CRCEN (def=0x0) // Hardware CRC computation enable
    • [16:20]CRCSIZE (def=0x7) // Length of CRC frame to be transacted and compared
    • [15]TXDMAEN (def=0x0) // Tx DMA stream enable
    • [14]RXDMAEN (def=0x0) // Rx DMA stream enable
    • [9]UDRCFG (def=0x0) // Behavior of slave transmitter at underrun condition
    • [5:8]FTHVL (def=0x0) // threshold level
    • [0:4]DSIZE (def=0x7) // Number of bits in at single SPI data frame
  • 0x4600200CCFG2// configuration register 2

    • [31]AFCNTR (def=0x0) // Alternate function GPIOs control
    • [30]SSOM (def=0x0) // SS output management in master mode
    • [29]SSOE (def=0x0) // SS output enable
    • [28]SSIOP (def=0x0) // SS input/output polarity
    • [26]SSM (def=0x0) // Software management of SS signal input
    • [25]CPOL (def=0x0) // Clock polarity
    • [24]CPHA (def=0x0) // Clock phase
    • [23]LSBFRST (def=0x0) // Data frame format
    • [22]MASTER (def=0x0) // SPI Master
    • [19:21]SP (def=0x0) // Serial Protocol
    • [17:18]COMM (def=0x0) // SPI Communication Mode
    • [15]IOSWP (def=0x0) // Swap functionality of MISO and MOSI pins
    • [14]RDIOP (def=0x0) // RDIOP
    • [13]RDIMM (def=0x0) // RDIMM
    • [4:7]MIDI (def=0x0) // Master Inter-Data Idleness
    • [0:3]MSSI (def=0x0) // Master SS Idleness
  • 0x46002010IER// Interrupt Enable Register

    • [9]MODFIE (def=0x0) // Mode Fault interrupt enable
    • [8]TIFREIE (def=0x0) // TIFRE interrupt enable
    • [7]CRCEIE (def=0x0) // CRC Interrupt enable
    • [6]OVRIE (def=0x0) // OVR interrupt enable
    • [5]UDRIE (def=0x0) // UDR interrupt enable
    • [4]TXTFIE (def=0x0) // TXTFIE interrupt enable
    • [3]EOTIE (def=0x0) // EOT, SUSP and TXC interrupt enable
    • [2]DPXPIE (def=0x0) // DXP interrupt enabled
    • [1]TXPIE (def=0x0) // TXP interrupt enable
    • [0]RXPIE (def=0x0) // RXP Interrupt Enable
  • 0x46002014SR// Status Register

    • [16:31]CTSIZE (def=0x0) // Number of data frames remaining in current TSIZE session
    • [15]RXWNE (def=0x0) // RxFIFO Word Not Empty
    • [13:14]RXPLVL (def=0x0) // RxFIFO Packing LeVeL
    • [12]TXC (def=0x1) // TxFIFO transmission complete
    • [11]SUSP (def=0x0) // SUSPend
    • [9]MODF (def=0x0) // Mode Fault
    • [8]TIFRE (def=0x0) // TI frame format error
    • [7]CRCE (def=0x0) // CRC Error
    • [6]OVR (def=0x0) // Overrun
    • [5]UDR (def=0x0) // Underrun at slave transmission mode
    • [4]TXTF (def=0x0) // Transmission Transfer Filled
    • [3]EOT (def=0x0) // End Of Transfer
    • [2]DXP (def=0x0) // Duplex Packet
    • [1]TXP (def=0x1) // Tx-Packet space available
    • [0]RXP (def=0x0) // Rx-Packet available
  • 0x46002018IFCR// Interrupt/Status Flags Clear Register

    • [11]SUSPC (def=0x0) // SUSPend flag clear
    • [9]MODFC (def=0x0) // Mode Fault flag clear
    • [8]TIFREC (def=0x0) // TI frame format error flag clear
    • [7]CRCEC (def=0x0) // CRC Error flag clear
    • [6]OVRC (def=0x0) // Overrun flag clear
    • [5]UDRC (def=0x0) // Underrun flag clear
    • [4]TXTFC (def=0x0) // Transmission Transfer Filled flag clear
    • [3]EOTC (def=0x0) // End Of Transfer flag clear
  • 0x4600201CAUTOCR// SPI autonomous mode control register

    • [21]TRIGEN (def=0x0) // TRIGEN
    • [20]TRIGPOL (def=0x0) // TRIGPOL
    • [16:19]TRIGSEL (def=0x0) // TRIGSEL
  • 0x46002020TXDR// Transmit Data Register

    • [0:31]TXDR (def=0x0) // Transmit data register
  • 0x46002030RXDR// Receive Data Register

    • [0:31]RXDR (def=0x0) // Receive data register
  • 0x46002040CRCPOLY// Polynomial Register

    • [0:31]CRCPOLY (def=0x107) // CRC polynomial register
  • 0x46002044TXCRC// Transmitter CRC Register

    • [0:31]TXCRC (def=0x0) // CRC register for transmitter
  • 0x46002048RXCRC// Receiver CRC Register

    • [0:31]RXCRC (def=0x0) // CRC register for receiver
  • 0x4600204CUDRDR// Underrun Data Register

    • [0:31]UDRDR (def=0x0) // Data at slave underrun condition
  interrupts:
  • [0] SPI3 // SPI3 global interrupt
• 0x56002000SEC_SPI3//

  • 0x56002000CR1// control register 1

    • [16]IOLOCK (def=0x0) // IOLOCK
    • [15]TCRCINI (def=0x0) // TCRCINI
    • [14]RCRCINI (def=0x0) // RCRCINI
    • [13]CRC33_17 (def=0x0) // CRC33_17
    • [12]SSI (def=0x0) // SSI
    • [11]HDDIR (def=0x0) // HDDIR
    • [10]CSUSP (def=0x0) // CSUSP
    • [9]CSTART (def=0x0) // CSTART
    • [8]MASRX (def=0x0) // MASRX
    • [0]SPE (def=0x0) // SPE
  • 0x56002004CR2// control register 2

    • [0:15]TSIZE (def=0x0) // TSIZE
  • 0x56002008CFG1// configuration register 1

    • [31]BPASS (def=0x0) // BPASS
    • [28:30]MBR (def=0x0) // Master baud rate
    • [22]CRCEN (def=0x0) // Hardware CRC computation enable
    • [16:20]CRCSIZE (def=0x7) // Length of CRC frame to be transacted and compared
    • [15]TXDMAEN (def=0x0) // Tx DMA stream enable
    • [14]RXDMAEN (def=0x0) // Rx DMA stream enable
    • [9]UDRCFG (def=0x0) // Behavior of slave transmitter at underrun condition
    • [5:8]FTHVL (def=0x0) // threshold level
    • [0:4]DSIZE (def=0x7) // Number of bits in at single SPI data frame
  • 0x5600200CCFG2// configuration register 2

    • [31]AFCNTR (def=0x0) // Alternate function GPIOs control
    • [30]SSOM (def=0x0) // SS output management in master mode
    • [29]SSOE (def=0x0) // SS output enable
    • [28]SSIOP (def=0x0) // SS input/output polarity
    • [26]SSM (def=0x0) // Software management of SS signal input
    • [25]CPOL (def=0x0) // Clock polarity
    • [24]CPHA (def=0x0) // Clock phase
    • [23]LSBFRST (def=0x0) // Data frame format
    • [22]MASTER (def=0x0) // SPI Master
    • [19:21]SP (def=0x0) // Serial Protocol
    • [17:18]COMM (def=0x0) // SPI Communication Mode
    • [15]IOSWP (def=0x0) // Swap functionality of MISO and MOSI pins
    • [14]RDIOP (def=0x0) // RDIOP
    • [13]RDIMM (def=0x0) // RDIMM
    • [4:7]MIDI (def=0x0) // Master Inter-Data Idleness
    • [0:3]MSSI (def=0x0) // Master SS Idleness
  • 0x56002010IER// Interrupt Enable Register

    • [9]MODFIE (def=0x0) // Mode Fault interrupt enable
    • [8]TIFREIE (def=0x0) // TIFRE interrupt enable
    • [7]CRCEIE (def=0x0) // CRC Interrupt enable
    • [6]OVRIE (def=0x0) // OVR interrupt enable
    • [5]UDRIE (def=0x0) // UDR interrupt enable
    • [4]TXTFIE (def=0x0) // TXTFIE interrupt enable
    • [3]EOTIE (def=0x0) // EOT, SUSP and TXC interrupt enable
    • [2]DPXPIE (def=0x0) // DXP interrupt enabled
    • [1]TXPIE (def=0x0) // TXP interrupt enable
    • [0]RXPIE (def=0x0) // RXP Interrupt Enable
  • 0x56002014SR// Status Register

    • [16:31]CTSIZE (def=0x0) // Number of data frames remaining in current TSIZE session
    • [15]RXWNE (def=0x0) // RxFIFO Word Not Empty
    • [13:14]RXPLVL (def=0x0) // RxFIFO Packing LeVeL
    • [12]TXC (def=0x1) // TxFIFO transmission complete
    • [11]SUSP (def=0x0) // SUSPend
    • [9]MODF (def=0x0) // Mode Fault
    • [8]TIFRE (def=0x0) // TI frame format error
    • [7]CRCE (def=0x0) // CRC Error
    • [6]OVR (def=0x0) // Overrun
    • [5]UDR (def=0x0) // Underrun at slave transmission mode
    • [4]TXTF (def=0x0) // Transmission Transfer Filled
    • [3]EOT (def=0x0) // End Of Transfer
    • [2]DXP (def=0x0) // Duplex Packet
    • [1]TXP (def=0x1) // Tx-Packet space available
    • [0]RXP (def=0x0) // Rx-Packet available
  • 0x56002018IFCR// Interrupt/Status Flags Clear Register

    • [11]SUSPC (def=0x0) // SUSPend flag clear
    • [9]MODFC (def=0x0) // Mode Fault flag clear
    • [8]TIFREC (def=0x0) // TI frame format error flag clear
    • [7]CRCEC (def=0x0) // CRC Error flag clear
    • [6]OVRC (def=0x0) // Overrun flag clear
    • [5]UDRC (def=0x0) // Underrun flag clear
    • [4]TXTFC (def=0x0) // Transmission Transfer Filled flag clear
    • [3]EOTC (def=0x0) // End Of Transfer flag clear
  • 0x5600201CAUTOCR// SPI autonomous mode control register

    • [21]TRIGEN (def=0x0) // TRIGEN
    • [20]TRIGPOL (def=0x0) // TRIGPOL
    • [16:19]TRIGSEL (def=0x0) // TRIGSEL
  • 0x56002020TXDR// Transmit Data Register

    • [0:31]TXDR (def=0x0) // Transmit data register
  • 0x56002030RXDR// Receive Data Register

    • [0:31]RXDR (def=0x0) // Receive data register
  • 0x56002040CRCPOLY// Polynomial Register

    • [0:31]CRCPOLY (def=0x107) // CRC polynomial register
  • 0x56002044TXCRC// Transmitter CRC Register

    • [0:31]TXCRC (def=0x0) // CRC register for transmitter
  • 0x56002048RXCRC// Receiver CRC Register

    • [0:31]RXCRC (def=0x0) // CRC register for receiver
  • 0x5600204CUDRDR// Underrun Data Register

    • [0:31]UDRDR (def=0x0) // Data at slave underrun condition
• 0x46000400SYSCFG// System configuration controller

  • 0x46000400SECCFGR// SYSCFG secure configuration register

    • [0]SYSCFGSEC (def=0x0) // SYSCFG clock control security
    • [1]CLASSBSEC (def=0x0) // CLASSBSEC
    • [3]FPUSEC (def=0x0) // FPUSEC
  • 0x46000404CFGR1// configuration register 1

    • [24:25]ENDCAP (def=0x0) // ENDCAP
    • [19]PB9_FMP (def=0x0) // PB9_FMP
    • [18]PB8_FMP (def=0x0) // PB8_FMP
    • [17]PB7_FMP (def=0x0) // PB7_FMP
    • [16]PB6_FMP (def=0x0) // PB6_FMP
    • [9]ANASWVDD (def=0x0) // GPIO analog switch control voltage selection
    • [8]BOOSTEN (def=0x0) // I/O analog switch voltage booster enable
  • 0x46000408FPUIMR// FPU interrupt mask register

    • [0:5]FPU_IE (def=0x1F) // Floating point unit interrupts enable bits
  • 0x4600040CCNSLCKR// SYSCFG CPU non-secure lock register

    • [0]LOCKNSVTOR (def=0x0) // VTOR_NS register lock
    • [1]LOCKNSMPU (def=0x0) // Non-secure MPU registers lock
  • 0x46000410CSLOCKR// SYSCFG CPU secure lock register

    • [0]LOCKSVTAIRCR (def=0x0) // LOCKSVTAIRCR
    • [1]LOCKSMPU (def=0x0) // LOCKSMPU
    • [2]LOCKSAU (def=0x0) // LOCKSAU
  • 0x46000414CFGR2// configuration register 2

    • [3]ECCL (def=0x0) // ECC Lock
    • [2]PVDL (def=0x0) // PVD lock enable bit
    • [1]SPL (def=0x0) // SRAM ECC lock bit
    • [0]CLL (def=0x0) // LOCKUP (hardfault) output enable bit
  • 0x46000418MESR// memory erase status register

    • [16]IPMEE (def=0x0) // IPMEE
    • [0]MCLR (def=0x0) // MCLR
  • 0x4600041CCCCSR// compensation cell control/status register

    • [0]EN1 (def=0x0) // EN1
    • [1]CS1 (def=0x1) // CS1
    • [2]EN2 (def=0x0) // EN2
    • [3]CS2 (def=0x1) // CS2
    • [4]EN3 (def=0x0) // EN3
    • [5]CS3 (def=0x0) // CS3
    • [8]RDY1 (def=0x0) // RDY1
    • [9]RDY2 (def=0x0) // RDY2
    • [10]RDY3 (def=0x0) // RDY3
  • 0x46000420CCVR// compensation cell value register

    • [0:3]NCV1 (def=0x0) // NCV1
    • [4:7]PCV1 (def=0x0) // PCV1
    • [8:11]NCV2 (def=0x0) // NCV2
    • [12:15]PCV2 (def=0x0) // PCV2
    • [16:19]NCV3 (def=0x0) // NCV3
    • [20:23]PCV3 (def=0x0) // PCV3
  • 0x46000424CCCR// compensation cell code register

    • [0:3]NCC1 (def=0x8) // NCC1
    • [4:7]PCC1 (def=0x7) // PCC1
    • [8:11]NCC2 (def=0x8) // NCC2
    • [12:15]PCC2 (def=0x7) // PCC2
    • [16:19]NCC3 (def=0x0) // NCC3
    • [20:23]PCC3 (def=0x0) // PCC3
  • 0x4600042CRSSCMDR// RSS command register

    • [0:15]RSSCMD (def=0x0) // RSS commands
  • 0x46000474OTGHSPHYCR// SYSCFG USB OTG_HS PHY register

    • [0]EN (def=0x0) // EN
    • [1]PDCTRL (def=0x0) // PDCTRL
    • [2:5]CLKSEL (def=0x0) // CLKSEL
• 0x56000400SEC_SYSCFG//

  • 0x56000400SECCFGR// SYSCFG secure configuration register

    • [0]SYSCFGSEC (def=0x0) // SYSCFG clock control security
    • [1]CLASSBSEC (def=0x0) // CLASSBSEC
    • [3]FPUSEC (def=0x0) // FPUSEC
  • 0x56000404CFGR1// configuration register 1

    • [24:25]ENDCAP (def=0x0) // ENDCAP
    • [19]PB9_FMP (def=0x0) // PB9_FMP
    • [18]PB8_FMP (def=0x0) // PB8_FMP
    • [17]PB7_FMP (def=0x0) // PB7_FMP
    • [16]PB6_FMP (def=0x0) // PB6_FMP
    • [9]ANASWVDD (def=0x0) // GPIO analog switch control voltage selection
    • [8]BOOSTEN (def=0x0) // I/O analog switch voltage booster enable
  • 0x56000408FPUIMR// FPU interrupt mask register

    • [0:5]FPU_IE (def=0x1F) // Floating point unit interrupts enable bits
  • 0x5600040CCNSLCKR// SYSCFG CPU non-secure lock register

    • [0]LOCKNSVTOR (def=0x0) // VTOR_NS register lock
    • [1]LOCKNSMPU (def=0x0) // Non-secure MPU registers lock
  • 0x56000410CSLOCKR// SYSCFG CPU secure lock register

    • [0]LOCKSVTAIRCR (def=0x0) // LOCKSVTAIRCR
    • [1]LOCKSMPU (def=0x0) // LOCKSMPU
    • [2]LOCKSAU (def=0x0) // LOCKSAU
  • 0x56000414CFGR2// configuration register 2

    • [3]ECCL (def=0x0) // ECC Lock
    • [2]PVDL (def=0x0) // PVD lock enable bit
    • [1]SPL (def=0x0) // SRAM ECC lock bit
    • [0]CLL (def=0x0) // LOCKUP (hardfault) output enable bit
  • 0x56000418MESR// memory erase status register

    • [16]IPMEE (def=0x0) // IPMEE
    • [0]MCLR (def=0x0) // MCLR
  • 0x5600041CCCCSR// compensation cell control/status register

    • [0]EN1 (def=0x0) // EN1
    • [1]CS1 (def=0x1) // CS1
    • [2]EN2 (def=0x0) // EN2
    • [3]CS2 (def=0x1) // CS2
    • [4]EN3 (def=0x0) // EN3
    • [5]CS3 (def=0x0) // CS3
    • [8]RDY1 (def=0x0) // RDY1
    • [9]RDY2 (def=0x0) // RDY2
    • [10]RDY3 (def=0x0) // RDY3
  • 0x56000420CCVR// compensation cell value register

    • [0:3]NCV1 (def=0x0) // NCV1
    • [4:7]PCV1 (def=0x0) // PCV1
    • [8:11]NCV2 (def=0x0) // NCV2
    • [12:15]PCV2 (def=0x0) // PCV2
    • [16:19]NCV3 (def=0x0) // NCV3
    • [20:23]PCV3 (def=0x0) // PCV3
  • 0x56000424CCCR// compensation cell code register

    • [0:3]NCC1 (def=0x8) // NCC1
    • [4:7]PCC1 (def=0x7) // PCC1
    • [8:11]NCC2 (def=0x8) // NCC2
    • [12:15]PCC2 (def=0x7) // PCC2
    • [16:19]NCC3 (def=0x0) // NCC3
    • [20:23]PCC3 (def=0x0) // PCC3
  • 0x5600042CRSSCMDR// RSS command register

    • [0:15]RSSCMD (def=0x0) // RSS commands
  • 0x56000474OTGHSPHYCR// SYSCFG USB OTG_HS PHY register

    • [0]EN (def=0x0) // EN
    • [1]PDCTRL (def=0x0) // PDCTRL
    • [2:5]CLKSEL (def=0x0) // CLKSEL
• 0x46007C00TAMP// Tamper and backup registers

  • 0x46007C00CR1// control register 1

    • [28]ITAMP13E (def=0x0) // ITAMP13E
    • [27]ITAMP12E (def=0x0) // ITAMP12E
    • [26]ITAMP11E (def=0x0) // TAMP1E
    • [24]ITAMP9E (def=0x0) // ITAMP9E
    • [23]ITAMP8E (def=0x0) // ITAMP8E
    • [22]ITAMP7E (def=0x0) // ITAMP7E
    • [21]ITAMP6E (def=0x0) // ITAMP6E
    • [20]ITAMP5E (def=0x0) // ITAMP5E
    • [18]ITAMP3E (def=0x0) // ITAMP3E
    • [17]ITAMP2E (def=0x0) // ITAMP2E
    • [16]ITAMP1E (def=0x0) // ITAMP1E
    • [7]TAMP8E (def=0x0) // TAMP8E
    • [6]TAMP7E (def=0x0) // TAMP7E
    • [5]TAMP6E (def=0x0) // TAMP6E
    • [4]TAMP5E (def=0x0) // TAMP5E
    • [3]TAMP4E (def=0x0) // TAMP4E
    • [2]TAMP3E (def=0x0) // TAMP3E
    • [1]TAMP2E (def=0x0) // TAMP2E
    • [0]TAMP1E (def=0x0) // TAMP1E
  • 0x46007C04CR2// control register 2

    • [0]TAMP1NOER (def=0x0) // TAMP1NOER
    • [1]TAMP2NOER (def=0x0) // TAMP2NOER
    • [2]TAMP3NOER (def=0x0) // TAMP3NOER
    • [3]TAMP4NOER (def=0x0) // TAMP4NOER
    • [4]TAMP5NOER (def=0x0) // TAMP5NOER
    • [5]TAMP6NOER (def=0x0) // TAMP6NOER
    • [6]TAMP7NOER (def=0x0) // TAMP7NOER
    • [7]TAMP8NOER (def=0x0) // TAMP8NOER
    • [16]TAMP1MSK (def=0x0) // TAMP1MSK
    • [17]TAMP2MSK (def=0x0) // TAMP2MSK
    • [18]TAMP3MSK (def=0x0) // TAMP3MSK
    • [22]BKBLOCK (def=0x0) // BKBLOCK
    • [23]BKERASE (def=0x0) // BKERASE
    • [24]TAMP1TRG (def=0x0) // TAMP1TRG
    • [25]TAMP2TRG (def=0x0) // TAMP2TRG
    • [26]TAMP3TRG (def=0x0) // TAMP3TRG
    • [27]TAMP4TRG (def=0x0) // TAMP4TRG
    • [28]TAMP5TRG (def=0x0) // TAMP5TRG
    • [29]TAMP6TRG (def=0x0) // TAMP6TRG
    • [30]TAMP7TRG (def=0x0) // TAMP7TRG
    • [31]TAMP8TRG (def=0x0) // TAMP8TRG
  • 0x46007C08CR3// control register 3

    • [0]ITAMP1NOER (def=0x0) // ITAMP1NOER
    • [1]ITAMP2NOER (def=0x0) // ITAMP2NOER
    • [2]ITAMP3NOER (def=0x0) // ITAMP3NOER
    • [4]TAMP5NOER (def=0x0) // TAMP5NOER
    • [5]TAMP6NOER (def=0x0) // TAMP6NOER
    • [6]TAMP7NOER (def=0x0) // TAMP7NOER
    • [7]TAMP8NOER (def=0x0) // TAMP8NOER
    • [8]ITAMP9NOER (def=0x0) // ITAMP9NOER
    • [10]ITAMP11NOER (def=0x0) // ITAMP11NOER
    • [11]ITAMP12NOER (def=0x0) // ITAMP12NOER
    • [12]ITAMP13NOER (def=0x0) // ITAMP13NOER
  • 0x46007C0CFLTCR// TAMP filter control register

    • [0:2]TAMPFREQ (def=0x0) // TAMPFREQ
    • [3:4]TAMPFLT (def=0x0) // TAMPFLT
    • [5:6]TAMPPRCH (def=0x0) // TAMPPRCH
    • [7]TAMPPUDIS (def=0x0) // TAMPPUDIS
  • 0x46007C10ATCR1// TAMP active tamper control register

    • [0]TAMP1AM (def=0x0) // TAMP1AM
    • [1]TAMP2AM (def=0x0) // TAMP2AM
    • [2]TAMP3AM (def=0x0) // TAMP3AM
    • [3]TAMP4AM (def=0x0) // TAMP4AM
    • [4]TAMP5AM (def=0x0) // TAMP5AM
    • [5]TAMP6AM (def=0x0) // TAMP6AM
    • [6]TAMP7AM (def=0x0) // TAMP7AM
    • [7]TAMP8AM (def=0x0) // TAMP8AM
    • [8:9]ATOSEL1 (def=0x0) // ATOSEL1
    • [10:11]ATOSEL2 (def=0x0) // ATOSEL2
    • [12:13]ATOSEL3 (def=0x0) // ATOSEL3
    • [14:15]ATOSEL4 (def=0x0) // ATOSEL4
    • [16:18]ATCKSEL (def=0x7) // ATCKSEL
    • [24:26]ATPER (def=0x0) // ATPER
    • [30]ATOSHARE (def=0x0) // ATOSHARE
    • [31]FLTEN (def=0x0) // ATOSHARE
  • 0x46007C14ATSEEDR// TAMP active tamper seed register

    • [0:31]SEED (def=0x0) // SEED
  • 0x46007C18ATOR// TAMP active tamper output register

    • [0:7]PRNG (def=0x0) // PRNG
    • [14]SEEDF (def=0x0) // SEEDF
    • [15]INITS (def=0x0) // INITS
  • 0x46007C1CATCR2// TAMP active tamper control register 2

    • [8:10]ATOSEL1 (def=0x0) // ATOSEL1
    • [11:13]ATOSEL2 (def=0x0) // ATOSEL2
    • [14:16]ATOSEL3 (def=0x0) // ATOSEL3
    • [17:18]ATOSEL4 (def=0x0) // ATOSEL4
    • [20:22]ATOSEL5 (def=0x0) // ATOSEL5
    • [23:25]ATOSEL6 (def=0x0) // ATOSEL6
    • [26:28]ATOSEL7 (def=0x0) // ATOSEL7
    • [29:31]ATOSEL8 (def=0x0) // ATOSEL8
  • 0x46007C20SECCFGR// TAMP secure mode register

    • [0:7]BKPRWSEC (def=0x0) // BKPRWSEC
    • [15]CNT1SEC (def=0x0) // CNT1SEC
    • [16:23]BKPWSEC (def=0x0) // BKPWSEC
    • [30]BHKLOCK (def=0x0) // BHKLOCK
    • [31]TAMPSEC (def=0x0) // TAMPSEC
  • 0x46007C24PRIVCR// TAMP privilege mode control register

    • [15]CNT1PRIV (def=0x0) // CNT1PRIV
    • [29]BKPRWPRIV (def=0x0) // BKPRWPRIV
    • [30]BKPWPRIV (def=0x0) // BKPWPRIV
    • [31]TAMPPRIV (def=0x0) // TAMPPRIV
  • 0x46007C2CIER// TAMP interrupt enable register

    • [0]TAMP1IE (def=0x0) // TAMP1IE
    • [1]TAMP2IE (def=0x0) // TAMP2IE
    • [2]TAMP3IE (def=0x0) // TAMP3IE
    • [3]TAMP4IE (def=0x0) // TAMP4IE
    • [4]TAMP5IE (def=0x0) // TAMP5IE
    • [5]TAMP6IE (def=0x0) // TAMP6IE
    • [6]TAMP7IE (def=0x0) // TAMP7IE
    • [7]TAMP8IE (def=0x0) // TAMP8IE
    • [16]ITAMP1IE (def=0x0) // ITAMP1IE
    • [17]ITAMP2IE (def=0x0) // ITAMP2IE
    • [18]ITAMP3IE (def=0x0) // ITAMP3IE
    • [20]ITAMP5IE (def=0x0) // ITAMP5IE
    • [21]ITAMP6IE (def=0x0) // ITAMP6IE
    • [22]ITAMP7IE (def=0x0) // ITAMP7IE
    • [23]ITAMP8IE (def=0x0) // ITAMP8IE
    • [24]ITAMP9IE (def=0x0) // ITAMP9IE
    • [26]ITAMP11IE (def=0x0) // ITAMP11IE
    • [27]ITAMP12IE (def=0x0) // ITAMP12IE
    • [28]ITAMP13IE (def=0x0) // ITAMP13IE
  • 0x46007C30SR// TAMP status register

    • [0]TAMP1F (def=0x0) // TAMP1F
    • [1]TAMP2F (def=0x0) // TAMP2F
    • [2]TAMP3F (def=0x0) // TAMP3F
    • [3]TAMP4F (def=0x0) // TAMP4F
    • [4]TAMP5F (def=0x0) // TAMP5F
    • [5]TAMP6F (def=0x0) // TAMP6F
    • [6]TAMP7F (def=0x0) // TAMP7F
    • [7]TAMP8F (def=0x0) // TAMP8F
    • [16]CITAMP1F (def=0x0) // CITAMP1F
    • [17]CITAMP2F (def=0x0) // CITAMP2F
    • [18]ITAMP3F (def=0x0) // ITAMP3F
    • [20]ITAMP5F (def=0x0) // ITAMP5F
    • [21]ITAMP6F (def=0x0) // ITAMP6F
    • [22]ITAMP7F (def=0x0) // ITAMP7F
    • [23]ITAMP8F (def=0x0) // ITAMP8F
    • [24]ITAMP9F (def=0x0) // ITAMP9F
    • [26]CITAMP11F (def=0x0) // CITAMP11F
    • [27]ITAMP12F (def=0x0) // ITAMP12F
    • [28]ITAMP13IE (def=0x0) // ITAMP13IE
  • 0x46007C34MISR// TAMP masked interrupt status register

    • [0]TAMP1MF (def=0x0) // TAMP1MF
    • [1]TAMP2MF (def=0x0) // TAMP2MF
    • [2]TAMP3MF (def=0x0) // TAMP3MF
    • [3]TAMP4MF (def=0x0) // TAMP4MF
    • [4]TAMP5MF (def=0x0) // TAMP5MF
    • [5]TAMP6MF (def=0x0) // TAMP6MF
    • [6]TAMP7MF (def=0x0) // TAMP7MF
    • [7]TAMP8MF (def=0x0) // TAMP8MF
    • [16]ITAMP1MF (def=0x0) // ITAMP1MF
    • [17]ITAMP2MF (def=0x0) // ITAMP2MF
    • [18]ITAMP3MF (def=0x0) // ITAMP3MF
    • [20]ITAMP5MF (def=0x0) // ITAMP5MF
    • [21]ITAMP6MF (def=0x0) // ITAMP6MF
    • [22]ITAMP7MF (def=0x0) // ITAMP7MF
    • [23]ITAMP8MF (def=0x0) // ITAMP8MF
    • [24]ITAMP9MF (def=0x0) // ITAMP9MF
    • [26]ITAMP11MF (def=0x0) // ITAMP11MF
    • [27]ITAMP12MF (def=0x0) // ITAMP12MF
    • [28]ITAMP13MF (def=0x0) // ITAMP13MF
  • 0x46007C38SMISR// TAMP secure masked interrupt status register

    • [0]TAMP1MF (def=0x0) // TAMP1MF
    • [1]TAMP2MF (def=0x0) // TAMP2MF
    • [2]TAMP3MF (def=0x0) // TAMP3MF
    • [3]TAMP4MF (def=0x0) // TAMP4MF
    • [4]TAMP5MF (def=0x0) // TAMP5MF
    • [5]TAMP6MF (def=0x0) // TAMP6MF
    • [6]TAMP7MF (def=0x0) // TAMP7MF
    • [7]TAMP8MF (def=0x0) // TAMP8MF
    • [16]ITAMP1MF (def=0x0) // ITAMP1MF
    • [17]ITAMP2MF (def=0x0) // ITAMP2MF
    • [18]ITAMP3MF (def=0x0) // ITAMP3MF
    • [20]ITAMP5MF (def=0x0) // ITAMP5MF
    • [21]ITAMP6MF (def=0x0) // ITAMP6MF
    • [22]ITAMP7MF (def=0x0) // ITAMP7MF
    • [23]ITAMP8MF (def=0x0) // ITAMP8MF
    • [24]ITAMP9MF (def=0x0) // ITAMP9MF
    • [26]ITAMP11MF (def=0x0) // ITAMP11MF
    • [27]ITAMP12MF (def=0x0) // ITAMP12MF
    • [28]ITAMP13MF (def=0x0) // ITAMP13MF
  • 0x46007C3CSCR// TAMP status clear register

    • [0]CTAMP1F (def=0x0) // CTAMP1F
    • [1]CTAMP2F (def=0x0) // CTAMP2F
    • [2]CTAMP3F (def=0x0) // CTAMP3F
    • [3]CTAMP4F (def=0x0) // CTAMP4F
    • [4]CTAMP5F (def=0x0) // CTAMP5F
    • [5]CTAMP6F (def=0x0) // CTAMP6F
    • [6]CITAMP7F (def=0x0) // CITAMP3F
    • [7]CITAMP8F (def=0x0) // CITAMP3F
    • [16]CITAMP1F (def=0x0) // CITAMP1F
    • [17]CITAMP2F (def=0x0) // CITAMP2F
    • [18]CITAMP3F (def=0x0) // CITAMP3F
    • [20]CITAMP5F (def=0x0) // CITAMP5F
    • [21]CITAMP6F_bit21 (def=0x0) // CITAMP6F_bit21
    • [22]CITAMP7F_bit22 (def=0x0) // CITAMP7F_bit22
    • [23]CITAMP8F_bit23 (def=0x0) // CITAMP8F_bit23
    • [24]CITAMP9F (def=0x0) // CITAMP9F
    • [26]CITAMP11F (def=0x0) // CITAMP11F
    • [27]CITAMP12F (def=0x0) // CITAMP12F
    • [28]CITAMP13F (def=0x0) // CITAMP13F
  • 0x46007C40COUNT1R// TAMP monotonic counter 1register

    • [0:31]COUNT (def=0x0) // COUNT
  • 0x46007C54ERCFGR// TAMP erase configuration register

    • [0]ERCFG0 (def=0x0) // ERCFG0
  • 0x46007D00BKP0R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D04BKP1R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D08BKP2R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D0CBKP3R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D10BKP4R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D14BKP5R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D18BKP6R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D1CBKP7R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D20BKP8R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D24BKP9R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D28BKP10R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D2CBKP11R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D30BKP12R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D34BKP13R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D38BKP14R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D3CBKP15R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D40BKP16R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D44BKP17R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D48BKP18R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D4CBKP19R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D50BKP20R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D54BKP21R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D58BKP22R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D5CBKP23R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D60BKP24R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D64BKP25R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D68BKP26R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D6CBKP27R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D70BKP28R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D74BKP29R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D78BKP30R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x46007D7CBKP31R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  interrupts:
  • [4] TAMP // Tamper global interrupts
• 0x56007C00SEC_TAMP//

  • 0x56007C00CR1// control register 1

    • [28]ITAMP13E (def=0x0) // ITAMP13E
    • [27]ITAMP12E (def=0x0) // ITAMP12E
    • [26]ITAMP11E (def=0x0) // TAMP1E
    • [24]ITAMP9E (def=0x0) // ITAMP9E
    • [23]ITAMP8E (def=0x0) // ITAMP8E
    • [22]ITAMP7E (def=0x0) // ITAMP7E
    • [21]ITAMP6E (def=0x0) // ITAMP6E
    • [20]ITAMP5E (def=0x0) // ITAMP5E
    • [18]ITAMP3E (def=0x0) // ITAMP3E
    • [17]ITAMP2E (def=0x0) // ITAMP2E
    • [16]ITAMP1E (def=0x0) // ITAMP1E
    • [7]TAMP8E (def=0x0) // TAMP8E
    • [6]TAMP7E (def=0x0) // TAMP7E
    • [5]TAMP6E (def=0x0) // TAMP6E
    • [4]TAMP5E (def=0x0) // TAMP5E
    • [3]TAMP4E (def=0x0) // TAMP4E
    • [2]TAMP3E (def=0x0) // TAMP3E
    • [1]TAMP2E (def=0x0) // TAMP2E
    • [0]TAMP1E (def=0x0) // TAMP1E
  • 0x56007C04CR2// control register 2

    • [0]TAMP1NOER (def=0x0) // TAMP1NOER
    • [1]TAMP2NOER (def=0x0) // TAMP2NOER
    • [2]TAMP3NOER (def=0x0) // TAMP3NOER
    • [3]TAMP4NOER (def=0x0) // TAMP4NOER
    • [4]TAMP5NOER (def=0x0) // TAMP5NOER
    • [5]TAMP6NOER (def=0x0) // TAMP6NOER
    • [6]TAMP7NOER (def=0x0) // TAMP7NOER
    • [7]TAMP8NOER (def=0x0) // TAMP8NOER
    • [16]TAMP1MSK (def=0x0) // TAMP1MSK
    • [17]TAMP2MSK (def=0x0) // TAMP2MSK
    • [18]TAMP3MSK (def=0x0) // TAMP3MSK
    • [22]BKBLOCK (def=0x0) // BKBLOCK
    • [23]BKERASE (def=0x0) // BKERASE
    • [24]TAMP1TRG (def=0x0) // TAMP1TRG
    • [25]TAMP2TRG (def=0x0) // TAMP2TRG
    • [26]TAMP3TRG (def=0x0) // TAMP3TRG
    • [27]TAMP4TRG (def=0x0) // TAMP4TRG
    • [28]TAMP5TRG (def=0x0) // TAMP5TRG
    • [29]TAMP6TRG (def=0x0) // TAMP6TRG
    • [30]TAMP7TRG (def=0x0) // TAMP7TRG
    • [31]TAMP8TRG (def=0x0) // TAMP8TRG
  • 0x56007C08CR3// control register 3

    • [0]ITAMP1NOER (def=0x0) // ITAMP1NOER
    • [1]ITAMP2NOER (def=0x0) // ITAMP2NOER
    • [2]ITAMP3NOER (def=0x0) // ITAMP3NOER
    • [4]TAMP5NOER (def=0x0) // TAMP5NOER
    • [5]TAMP6NOER (def=0x0) // TAMP6NOER
    • [6]TAMP7NOER (def=0x0) // TAMP7NOER
    • [7]TAMP8NOER (def=0x0) // TAMP8NOER
    • [8]ITAMP9NOER (def=0x0) // ITAMP9NOER
    • [10]ITAMP11NOER (def=0x0) // ITAMP11NOER
    • [11]ITAMP12NOER (def=0x0) // ITAMP12NOER
    • [12]ITAMP13NOER (def=0x0) // ITAMP13NOER
  • 0x56007C0CFLTCR// TAMP filter control register

    • [0:2]TAMPFREQ (def=0x0) // TAMPFREQ
    • [3:4]TAMPFLT (def=0x0) // TAMPFLT
    • [5:6]TAMPPRCH (def=0x0) // TAMPPRCH
    • [7]TAMPPUDIS (def=0x0) // TAMPPUDIS
  • 0x56007C10ATCR1// TAMP active tamper control register

    • [0]TAMP1AM (def=0x0) // TAMP1AM
    • [1]TAMP2AM (def=0x0) // TAMP2AM
    • [2]TAMP3AM (def=0x0) // TAMP3AM
    • [3]TAMP4AM (def=0x0) // TAMP4AM
    • [4]TAMP5AM (def=0x0) // TAMP5AM
    • [5]TAMP6AM (def=0x0) // TAMP6AM
    • [6]TAMP7AM (def=0x0) // TAMP7AM
    • [7]TAMP8AM (def=0x0) // TAMP8AM
    • [8:9]ATOSEL1 (def=0x0) // ATOSEL1
    • [10:11]ATOSEL2 (def=0x0) // ATOSEL2
    • [12:13]ATOSEL3 (def=0x0) // ATOSEL3
    • [14:15]ATOSEL4 (def=0x0) // ATOSEL4
    • [16:18]ATCKSEL (def=0x7) // ATCKSEL
    • [24:26]ATPER (def=0x0) // ATPER
    • [30]ATOSHARE (def=0x0) // ATOSHARE
    • [31]FLTEN (def=0x0) // ATOSHARE
  • 0x56007C14ATSEEDR// TAMP active tamper seed register

    • [0:31]SEED (def=0x0) // SEED
  • 0x56007C18ATOR// TAMP active tamper output register

    • [0:7]PRNG (def=0x0) // PRNG
    • [14]SEEDF (def=0x0) // SEEDF
    • [15]INITS (def=0x0) // INITS
  • 0x56007C1CATCR2// TAMP active tamper control register 2

    • [8:10]ATOSEL1 (def=0x0) // ATOSEL1
    • [11:13]ATOSEL2 (def=0x0) // ATOSEL2
    • [14:16]ATOSEL3 (def=0x0) // ATOSEL3
    • [17:18]ATOSEL4 (def=0x0) // ATOSEL4
    • [20:22]ATOSEL5 (def=0x0) // ATOSEL5
    • [23:25]ATOSEL6 (def=0x0) // ATOSEL6
    • [26:28]ATOSEL7 (def=0x0) // ATOSEL7
    • [29:31]ATOSEL8 (def=0x0) // ATOSEL8
  • 0x56007C20SECCFGR// TAMP secure mode register

    • [0:7]BKPRWSEC (def=0x0) // BKPRWSEC
    • [15]CNT1SEC (def=0x0) // CNT1SEC
    • [16:23]BKPWSEC (def=0x0) // BKPWSEC
    • [30]BHKLOCK (def=0x0) // BHKLOCK
    • [31]TAMPSEC (def=0x0) // TAMPSEC
  • 0x56007C24PRIVCR// TAMP privilege mode control register

    • [15]CNT1PRIV (def=0x0) // CNT1PRIV
    • [29]BKPRWPRIV (def=0x0) // BKPRWPRIV
    • [30]BKPWPRIV (def=0x0) // BKPWPRIV
    • [31]TAMPPRIV (def=0x0) // TAMPPRIV
  • 0x56007C2CIER// TAMP interrupt enable register

    • [0]TAMP1IE (def=0x0) // TAMP1IE
    • [1]TAMP2IE (def=0x0) // TAMP2IE
    • [2]TAMP3IE (def=0x0) // TAMP3IE
    • [3]TAMP4IE (def=0x0) // TAMP4IE
    • [4]TAMP5IE (def=0x0) // TAMP5IE
    • [5]TAMP6IE (def=0x0) // TAMP6IE
    • [6]TAMP7IE (def=0x0) // TAMP7IE
    • [7]TAMP8IE (def=0x0) // TAMP8IE
    • [16]ITAMP1IE (def=0x0) // ITAMP1IE
    • [17]ITAMP2IE (def=0x0) // ITAMP2IE
    • [18]ITAMP3IE (def=0x0) // ITAMP3IE
    • [20]ITAMP5IE (def=0x0) // ITAMP5IE
    • [21]ITAMP6IE (def=0x0) // ITAMP6IE
    • [22]ITAMP7IE (def=0x0) // ITAMP7IE
    • [23]ITAMP8IE (def=0x0) // ITAMP8IE
    • [24]ITAMP9IE (def=0x0) // ITAMP9IE
    • [26]ITAMP11IE (def=0x0) // ITAMP11IE
    • [27]ITAMP12IE (def=0x0) // ITAMP12IE
    • [28]ITAMP13IE (def=0x0) // ITAMP13IE
  • 0x56007C30SR// TAMP status register

    • [0]TAMP1F (def=0x0) // TAMP1F
    • [1]TAMP2F (def=0x0) // TAMP2F
    • [2]TAMP3F (def=0x0) // TAMP3F
    • [3]TAMP4F (def=0x0) // TAMP4F
    • [4]TAMP5F (def=0x0) // TAMP5F
    • [5]TAMP6F (def=0x0) // TAMP6F
    • [6]TAMP7F (def=0x0) // TAMP7F
    • [7]TAMP8F (def=0x0) // TAMP8F
    • [16]CITAMP1F (def=0x0) // CITAMP1F
    • [17]CITAMP2F (def=0x0) // CITAMP2F
    • [18]ITAMP3F (def=0x0) // ITAMP3F
    • [20]ITAMP5F (def=0x0) // ITAMP5F
    • [21]ITAMP6F (def=0x0) // ITAMP6F
    • [22]ITAMP7F (def=0x0) // ITAMP7F
    • [23]ITAMP8F (def=0x0) // ITAMP8F
    • [24]ITAMP9F (def=0x0) // ITAMP9F
    • [26]CITAMP11F (def=0x0) // CITAMP11F
    • [27]ITAMP12F (def=0x0) // ITAMP12F
    • [28]ITAMP13IE (def=0x0) // ITAMP13IE
  • 0x56007C34MISR// TAMP masked interrupt status register

    • [0]TAMP1MF (def=0x0) // TAMP1MF
    • [1]TAMP2MF (def=0x0) // TAMP2MF
    • [2]TAMP3MF (def=0x0) // TAMP3MF
    • [3]TAMP4MF (def=0x0) // TAMP4MF
    • [4]TAMP5MF (def=0x0) // TAMP5MF
    • [5]TAMP6MF (def=0x0) // TAMP6MF
    • [6]TAMP7MF (def=0x0) // TAMP7MF
    • [7]TAMP8MF (def=0x0) // TAMP8MF
    • [16]ITAMP1MF (def=0x0) // ITAMP1MF
    • [17]ITAMP2MF (def=0x0) // ITAMP2MF
    • [18]ITAMP3MF (def=0x0) // ITAMP3MF
    • [20]ITAMP5MF (def=0x0) // ITAMP5MF
    • [21]ITAMP6MF (def=0x0) // ITAMP6MF
    • [22]ITAMP7MF (def=0x0) // ITAMP7MF
    • [23]ITAMP8MF (def=0x0) // ITAMP8MF
    • [24]ITAMP9MF (def=0x0) // ITAMP9MF
    • [26]ITAMP11MF (def=0x0) // ITAMP11MF
    • [27]ITAMP12MF (def=0x0) // ITAMP12MF
    • [28]ITAMP13MF (def=0x0) // ITAMP13MF
  • 0x56007C38SMISR// TAMP secure masked interrupt status register

    • [0]TAMP1MF (def=0x0) // TAMP1MF
    • [1]TAMP2MF (def=0x0) // TAMP2MF
    • [2]TAMP3MF (def=0x0) // TAMP3MF
    • [3]TAMP4MF (def=0x0) // TAMP4MF
    • [4]TAMP5MF (def=0x0) // TAMP5MF
    • [5]TAMP6MF (def=0x0) // TAMP6MF
    • [6]TAMP7MF (def=0x0) // TAMP7MF
    • [7]TAMP8MF (def=0x0) // TAMP8MF
    • [16]ITAMP1MF (def=0x0) // ITAMP1MF
    • [17]ITAMP2MF (def=0x0) // ITAMP2MF
    • [18]ITAMP3MF (def=0x0) // ITAMP3MF
    • [20]ITAMP5MF (def=0x0) // ITAMP5MF
    • [21]ITAMP6MF (def=0x0) // ITAMP6MF
    • [22]ITAMP7MF (def=0x0) // ITAMP7MF
    • [23]ITAMP8MF (def=0x0) // ITAMP8MF
    • [24]ITAMP9MF (def=0x0) // ITAMP9MF
    • [26]ITAMP11MF (def=0x0) // ITAMP11MF
    • [27]ITAMP12MF (def=0x0) // ITAMP12MF
    • [28]ITAMP13MF (def=0x0) // ITAMP13MF
  • 0x56007C3CSCR// TAMP status clear register

    • [0]CTAMP1F (def=0x0) // CTAMP1F
    • [1]CTAMP2F (def=0x0) // CTAMP2F
    • [2]CTAMP3F (def=0x0) // CTAMP3F
    • [3]CTAMP4F (def=0x0) // CTAMP4F
    • [4]CTAMP5F (def=0x0) // CTAMP5F
    • [5]CTAMP6F (def=0x0) // CTAMP6F
    • [6]CITAMP7F (def=0x0) // CITAMP3F
    • [7]CITAMP8F (def=0x0) // CITAMP3F
    • [16]CITAMP1F (def=0x0) // CITAMP1F
    • [17]CITAMP2F (def=0x0) // CITAMP2F
    • [18]CITAMP3F (def=0x0) // CITAMP3F
    • [20]CITAMP5F (def=0x0) // CITAMP5F
    • [21]CITAMP6F_bit21 (def=0x0) // CITAMP6F_bit21
    • [22]CITAMP7F_bit22 (def=0x0) // CITAMP7F_bit22
    • [23]CITAMP8F_bit23 (def=0x0) // CITAMP8F_bit23
    • [24]CITAMP9F (def=0x0) // CITAMP9F
    • [26]CITAMP11F (def=0x0) // CITAMP11F
    • [27]CITAMP12F (def=0x0) // CITAMP12F
    • [28]CITAMP13F (def=0x0) // CITAMP13F
  • 0x56007C40COUNT1R// TAMP monotonic counter 1register

    • [0:31]COUNT (def=0x0) // COUNT
  • 0x56007C54ERCFGR// TAMP erase configuration register

    • [0]ERCFG0 (def=0x0) // ERCFG0
  • 0x56007D00BKP0R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D04BKP1R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D08BKP2R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D0CBKP3R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D10BKP4R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D14BKP5R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D18BKP6R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D1CBKP7R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D20BKP8R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D24BKP9R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D28BKP10R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D2CBKP11R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D30BKP12R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D34BKP13R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D38BKP14R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D3CBKP15R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D40BKP16R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D44BKP17R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D48BKP18R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D4CBKP19R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D50BKP20R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D54BKP21R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D58BKP22R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D5CBKP23R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D60BKP24R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D64BKP25R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D68BKP26R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D6CBKP27R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D70BKP28R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D74BKP29R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D78BKP30R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
  • 0x56007D7CBKP31R// TAMP backup register

    • [0:31]BKP (def=0x0) // BKP
• 0x40012C00TIM1// Advanced-timers

  • 0x40012C00CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [5:6]CMS (def=0x0) // Center-aligned mode selection
    • [4]DIR (def=0x0) // Direction
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x40012C04CR2// control register 2

    • [25]MMS_3 (def=0x0) // Master mode selection 2
    • [20:23]MMS2 (def=0x0) // Master mode selection 2
    • [18]OIS6 (def=0x0) // Output Idle state 6
    • [16]OIS5 (def=0x0) // Output Idle state 5
    • [15]OIS4N (def=0x0) // Output Idle state 4 (OC5 output)
    • [14]OIS4 (def=0x0) // Output Idle state 4
    • [13]OIS3N (def=0x0) // Output Idle state 3
    • [12]OIS3 (def=0x0) // Output Idle state 3
    • [11]OIS2N (def=0x0) // Output Idle state 2
    • [10]OIS2 (def=0x0) // Output Idle state 2
    • [9]OIS1N (def=0x0) // Output Idle state 1
    • [8]OIS1 (def=0x0) // Output Idle state 1
    • [7]TI1S (def=0x0) // TI1 selection
    • [4:6]MMS0_2 (def=0x0) // Master mode selection
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
    • [2]CCUS (def=0x0) // Capture/compare control update selection
    • [0]CCPC (def=0x0) // Capture/compare preloaded control
  • 0x40012C08SMCR// slave mode control register

    • [25]SMSPS (def=0x0) // SMS preload source
    • [24]SMSPE (def=0x0) // SMS preload enable
    • [20:21]TS4_3 (def=0x0) // Trigger selection
    • [16]SMS3_0 (def=0x0) // Slave mode selection
    • [15]ETP (def=0x0) // External trigger polarity
    • [14]ECE (def=0x0) // External clock enable
    • [12:13]ETPS (def=0x0) // External trigger prescaler
    • [8:11]ETF (def=0x0) // External trigger filter
    • [7]MSM (def=0x0) // Master/Slave mode
    • [4:6]TS (def=0x0) // Trigger selection
    • [3]OCCS (def=0x0) // OCREF clear selection
    • [0:2]SMS (def=0x0) // Slave mode selection
  • 0x40012C0CDIER// DMA/Interrupt enable register

    • [23]TERRIE (def=0x0) // Transition error interrupt enable
    • [22]IERRIE (def=0x0) // Index error interrupt enable
    • [21]DIRIE (def=0x0) // Direction change interrupt enable
    • [20]IDXIE (def=0x0) // Index interrupt enable
    • [14]TDE (def=0x0) // Trigger DMA request enable
    • [13]COMDE (def=0x0) // COM DMA request enable
    • [12]CC4DE (def=0x0) // Capture/Compare 4 DMA request enable
    • [11]CC3DE (def=0x0) // Capture/Compare 3 DMA request enable
    • [10]CC2DE (def=0x0) // Capture/Compare 2 DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [7]BIE (def=0x0) // Break interrupt enable
    • [6]TIE (def=0x0) // Trigger interrupt enable
    • [5]COMIE (def=0x0) // COM interrupt enable
    • [4]CC4IE (def=0x0) // Capture/Compare 4 interrupt enable
    • [3]CC3IE (def=0x0) // Capture/Compare 3 interrupt enable
    • [2]CC2IE (def=0x0) // Capture/Compare 2 interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x40012C10SR// status register

    • [23]TERRF (def=0x0) // Transition error interrupt flag
    • [22]IERRF (def=0x0) // Index error interrupt flag
    • [21]DIRF (def=0x0) // Direction change interrupt flag
    • [20]IDXF (def=0x0) // Index interrupt flag
    • [17]CC6IF (def=0x0) // Compare 6 interrupt flag
    • [16]CC5IF (def=0x0) // Compare 5 interrupt flag
    • [13]SBIF (def=0x0) // System Break interrupt flag
    • [12]CC4OF (def=0x0) // Capture/Compare 4 overcapture flag
    • [11]CC3OF (def=0x0) // Capture/Compare 3 overcapture flag
    • [10]CC2OF (def=0x0) // Capture/compare 2 overcapture flag
    • [9]CC1OF (def=0x0) // Capture/Compare 1 overcapture flag
    • [8]B2IF (def=0x0) // Break 2 interrupt flag
    • [7]BIF (def=0x0) // Break interrupt flag
    • [6]TIF (def=0x0) // Trigger interrupt flag
    • [5]COMIF (def=0x0) // COM interrupt flag
    • [4]CC4IF (def=0x0) // Capture/Compare 4 interrupt flag
    • [3]CC3IF (def=0x0) // Capture/Compare 3 interrupt flag
    • [2]CC2IF (def=0x0) // Capture/Compare 2 interrupt flag
    • [1]CC1IF (def=0x0) // Capture/compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x40012C14EGR// event generation register

    • [8]B2G (def=0x0) // Break 2 generation
    • [7]BG (def=0x0) // Break generation
    • [6]TG (def=0x0) // Trigger generation
    • [5]COMG (def=0x0) // Capture/Compare control update generation
    • [4]CC4G (def=0x0) // Capture/compare 4 generation
    • [3]CC3G (def=0x0) // Capture/compare 3 generation
    • [2]CC2G (def=0x0) // Capture/compare 2 generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x40012C18CCMR1_Output// capture/compare mode register 1 (output mode)

    • [24]OC2M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC1M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC2CE (def=0x0) // Output Compare 2 clear enable
    • [12:14]OC2M (def=0x0) // Output Compare 2 mode
    • [11]OC2PE (def=0x0) // Output Compare 2 preload enable
    • [10]OC2FE (def=0x0) // Output Compare 2 fast enable
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [7]OC1CE (def=0x0) // Output Compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output Compare 1 mode
    • [3]OC1PE (def=0x0) // Output Compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output Compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x40012C18CCMR1_Input// capture/compare mode register 1 (input mode)

    • [12:15]IC2F (def=0x0) // Input capture 2 filter
    • [10:11]IC2PCS (def=0x0) // Input capture 2 prescaler
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]ICPCS (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x40012C1CCCMR2_Output// capture/compare mode register 2 (output mode)

    • [24]OC4M_bit3 (def=0x0) // Output Compare 4 mode - bit 3
    • [16]OC3M_3 (def=0x0) // Output compare 3 mode
    • [15]OC4CE (def=0x0) // Output compare 4 clear enable
    • [12:14]OC4M_3_0 (def=0x0) // Output compare 4 mode
    • [11]OC4PE (def=0x0) // Output compare 4 preload enable
    • [10]OC4FE (def=0x0) // Output compare 4 fast enable
    • [8:9]CC4S_1_0 (def=0x0) // Capture/Compare 4 selection
    • [7]OC3CE (def=0x0) // Output compare 3 clear enable
    • [4:6]OC3M_2_0 (def=0x0) // Output compare 3 mode
    • [3]OC3PE (def=0x0) // Output compare 3 preload enable
    • [2]OC3FE (def=0x0) // Output compare 3 fast enable
    • [0:1]CC3S_1_0 (def=0x0) // Capture/Compare 3 selection
  • 0x40012C1CCCMR2_Input// capture/compare mode register 2 (input mode)

    • [12:15]IC4F (def=0x0) // Input capture 4 filter
    • [10:11]IC4PSC (def=0x0) // Input capture 4 prescaler
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [4:7]IC3F (def=0x0) // Input capture 3 filter
    • [2:3]IC3PSC (def=0x0) // Input capture 3 prescaler
    • [0:1]CC3S (def=0x0) // Capture/compare 3 selection
  • 0x40012C20CCER// capture/compare enable register

    • [21]CC6P (def=0x0) // Capture/Compare 6 output polarity
    • [20]CC6E (def=0x0) // Capture/Compare 6 output enable
    • [17]CC5P (def=0x0) // Capture/Compare 5 output polarity
    • [16]CC5E (def=0x0) // Capture/Compare 5 output enable
    • [15]CC4NP (def=0x0) // Capture/Compare 4 complementary output polarity
    • [13]CC4P (def=0x0) // Capture/Compare 3 output Polarity
    • [12]CC4E (def=0x0) // Capture/Compare 4 output enable
    • [11]CC3NP (def=0x0) // Capture/Compare 3 output Polarity
    • [10]CC3NE (def=0x0) // Capture/Compare 3 complementary output enable
    • [9]CC3P (def=0x0) // Capture/Compare 3 output Polarity
    • [8]CC3E (def=0x0) // Capture/Compare 3 output enable
    • [7]CC2NP (def=0x0) // Capture/Compare 2 output Polarity
    • [6]CC2NE (def=0x0) // Capture/Compare 2 complementary output enable
    • [5]CC2P (def=0x0) // Capture/Compare 2 output Polarity
    • [4]CC2E (def=0x0) // Capture/Compare 2 output enable
    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [2]CC1NE (def=0x0) // Capture/Compare 1 complementary output enable
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x40012C24CNT// counter

    • [31]UIFCPY (def=0x0) // UIF copy
    • [0:15]CNT (def=0x0) // counter value
  • 0x40012C28PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x40012C2CARR// auto-reload register

    • [0:19]ARR (def=0xFFFF) // Auto-reload value
  • 0x40012C30RCR// repetition counter register

    • [0:15]REP (def=0x0) // Repetition counter value
  • 0x40012C34CCR1// capture/compare register 1

    • [0:19]CCR1 (def=0x0) // Capture/Compare 1 value
  • 0x40012C38CCR2// capture/compare register 2

    • [0:19]CCR2 (def=0x0) // Capture/Compare 2 value
  • 0x40012C3CCCR3// capture/compare register 3

    • [0:19]CCR3 (def=0x0) // Capture/Compare value
  • 0x40012C40CCR4// capture/compare register 4

    • [0:19]CCR4 (def=0x0) // Capture/Compare value
  • 0x40012C44BDTR// break and dead-time register

    • [29]BK2BID (def=0x0) // Break2 bidirectional
    • [28]BKBID (def=0x0) // Break Bidirectional
    • [27]BK2DSRAM (def=0x0) // Break2 Disarm
    • [26]BKDSRM (def=0x0) // Break Disarm
    • [25]BK2P (def=0x0) // Break 2 polarity
    • [24]BK2E (def=0x0) // Break 2 enable
    • [20:23]BK2F (def=0x0) // Break 2 filter
    • [16:19]BKF (def=0x0) // Break filter
    • [15]MOE (def=0x0) // Main output enable
    • [14]AOE (def=0x0) // Automatic output enable
    • [13]BKP (def=0x0) // Break polarity
    • [12]BKE (def=0x0) // Break enable
    • [11]OSSR (def=0x0) // Off-state selection for Run mode
    • [10]OSSI (def=0x0) // Off-state selection for Idle mode
    • [8:9]LOCK (def=0x0) // Lock configuration
    • [0:7]DTG (def=0x0) // Dead-time generator setup
  • 0x40012C48CCR5// alternate function register 2

    • [0:19]CCR5 (def=0x0) // CCR5
    • [29]GC5C1 (def=0x0) // GC5C1
    • [30]GC5C2 (def=0x0) // GC5C2
    • [31]GC5C3 (def=0x0) // GC5C3
  • 0x40012C4CCCR6// alternate function register 2

    • [0:19]CCR6 (def=0x0) // CCR6
  • 0x40012C50CCMR3// capture/compare mode register 3

    • [2]OC5FE (def=0x0) // Output compare 5 fast enable
    • [3]OC5PE (def=0x0) // Output compare 5 preload enable
    • [4:6]OC5M1 (def=0x0) // Output compare 5 mode
    • [7]OC5CE (def=0x0) // Output compare 5 clear enable
    • [10]OC6FE (def=0x0) // Output compare 6 fast enable
    • [11]OC6PE (def=0x0) // Output compare 6 preload enable
    • [12:14]OC6M1 (def=0x0) // Output compare 6 mode
    • [15]OC6CE (def=0x0) // Output compare 6 clear enable
    • [16]OC5M2 (def=0x0) // Output compare 5 mode
    • [24]OC6M (def=0x0) // Output compare 6 mode
  • 0x40012C54DTR2// deadtime register 2

    • [17]DTPE (def=0x0) // Deadtime preload enable
    • [16]DTAE (def=0x0) // Deadtime asymmetric enable
    • [0:7]DTGF (def=0x0) // Dead-time falling edge generator setup
  • 0x40012C58ECR// encoder control register

    • [24:26]PWPRSC (def=0x0) // Pulse width prescaler
    • [16:23]PW (def=0x0) // Pulse width
    • [6:7]IPOS (def=0x0) // Index positioning
    • [5]FIDX (def=0x0) // First index
    • [1:2]IDIR (def=0x0) // Index direction
    • [0]IE (def=0x0) // Index enable
  • 0x40012C5CTISEL// timer input selection register

    • [24:27]TI4SEL (def=0x0) // Selects tim_ti4[0..15] input
    • [16:19]TI3SEL (def=0x0) // Selects tim_ti3[0..15] input
    • [8:11]TI2SEL (def=0x0) // Selects tim_ti3[0..15] input
    • [0:3]TI1SEL (def=0x0) // Selects tim_ti3[0..15] input
  • 0x40012C60AF1// alternate function option register 1

    • [14:17]ETRSEL (def=0x0) // ETR source selection
    • [13]BKCMP4P (def=0x0) // tim_brk_cmp4 input polarity
    • [12]BKCMP3P (def=0x0) // tim_brk_cmp3 input polarity
    • [11]BKCMP2P (def=0x0) // BRK COMP2 input polarity
    • [10]BKCMP1P (def=0x0) // BRK COMP1 input polarity
    • [9]BKINP (def=0x0) // TIMx_BKIN input polarity
    • [8]BKCMP8E (def=0x0) // tim_brk_cmp8 enable
    • [7]BKCMP7E (def=0x0) // tim_brk_cmp7 enable
    • [6]BKCMP6E (def=0x0) // tim_brk_cmp6 enable
    • [5]BKCMP5E (def=0x0) // tim_brk_cmp5 enable
    • [4]BKCMP4E (def=0x0) // tim_brk_cmp4 enable
    • [3]BKCMP3E (def=0x0) // tim_brk_cmp3 enable
    • [2]BKCMP2E (def=0x0) // BRK COMP2 enable
    • [1]BKCMP1E (def=0x0) // BRK COMP1 enable
    • [0]BKINE (def=0x1) // BRK BKIN input enable
  • 0x40012C64AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // ocref_clr source selection
    • [13]BK2CMP4P (def=0x0) // tim_brk2_cmp4 input polarity
    • [12]BK2CMP3P (def=0x0) // tim_brk2_cmp3 input polarity
    • [11]BK2CMP2P (def=0x0) // tim_brk2_cmp2 input polarity
    • [10]BK2CMP1P (def=0x0) // tim_brk2_cmp1 input polarity
    • [9]BK2INP (def=0x0) // TIMx_BKIN2 input polarity
    • [8]BK2CMP8E (def=0x0) // tim_brk2_cmp8 enable
    • [7]BK2CMP7E (def=0x0) // tim_brk2_cmp7 enable
    • [6]BK2CMP6E (def=0x0) // tim_brk2_cmp6 enable
    • [5]BK2CMP5E (def=0x0) // tim_brk2_cmp5 enable
    • [4]BK2CMP4E (def=0x0) // tim_brk2_cmp4 enable
    • [3]BK2CMP3E (def=0x0) // tim_brk2_cmp3 enable
    • [2]BK2CMP2E (def=0x0) // BRK2 COMP2 enable
    • [1]BK2CMP1E (def=0x0) // BRK2 COMP1 enable
    • [0]BK2INE (def=0x1) // BRK2 BKIN input enable
  • 0x40012FDCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x0) // DMA base address
  • 0x40012FE0DMAR// DMA address for full transfer

    • [0:31]DMAB (def=0x0) // DMA register for burst accesses
  interrupts:
  • [33] TIM1_BRK // TIM1 Break - transition error -index error
  • [34] TIM1_UP // TIM1 Update
  • [35] TIM1_TRG_COM // TIM1 Trigger and Commutation - direction change interrupt -index
  • [36] TIM1_CC // TIM1 Capture Compare interrupt
• 0x50012C00SEC_TIM1//

  • 0x50012C00CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [5:6]CMS (def=0x0) // Center-aligned mode selection
    • [4]DIR (def=0x0) // Direction
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x50012C04CR2// control register 2

    • [25]MMS_3 (def=0x0) // Master mode selection 2
    • [20:23]MMS2 (def=0x0) // Master mode selection 2
    • [18]OIS6 (def=0x0) // Output Idle state 6
    • [16]OIS5 (def=0x0) // Output Idle state 5
    • [15]OIS4N (def=0x0) // Output Idle state 4 (OC5 output)
    • [14]OIS4 (def=0x0) // Output Idle state 4
    • [13]OIS3N (def=0x0) // Output Idle state 3
    • [12]OIS3 (def=0x0) // Output Idle state 3
    • [11]OIS2N (def=0x0) // Output Idle state 2
    • [10]OIS2 (def=0x0) // Output Idle state 2
    • [9]OIS1N (def=0x0) // Output Idle state 1
    • [8]OIS1 (def=0x0) // Output Idle state 1
    • [7]TI1S (def=0x0) // TI1 selection
    • [4:6]MMS0_2 (def=0x0) // Master mode selection
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
    • [2]CCUS (def=0x0) // Capture/compare control update selection
    • [0]CCPC (def=0x0) // Capture/compare preloaded control
  • 0x50012C08SMCR// slave mode control register

    • [25]SMSPS (def=0x0) // SMS preload source
    • [24]SMSPE (def=0x0) // SMS preload enable
    • [20:21]TS4_3 (def=0x0) // Trigger selection
    • [16]SMS3_0 (def=0x0) // Slave mode selection
    • [15]ETP (def=0x0) // External trigger polarity
    • [14]ECE (def=0x0) // External clock enable
    • [12:13]ETPS (def=0x0) // External trigger prescaler
    • [8:11]ETF (def=0x0) // External trigger filter
    • [7]MSM (def=0x0) // Master/Slave mode
    • [4:6]TS (def=0x0) // Trigger selection
    • [3]OCCS (def=0x0) // OCREF clear selection
    • [0:2]SMS (def=0x0) // Slave mode selection
  • 0x50012C0CDIER// DMA/Interrupt enable register

    • [23]TERRIE (def=0x0) // Transition error interrupt enable
    • [22]IERRIE (def=0x0) // Index error interrupt enable
    • [21]DIRIE (def=0x0) // Direction change interrupt enable
    • [20]IDXIE (def=0x0) // Index interrupt enable
    • [14]TDE (def=0x0) // Trigger DMA request enable
    • [13]COMDE (def=0x0) // COM DMA request enable
    • [12]CC4DE (def=0x0) // Capture/Compare 4 DMA request enable
    • [11]CC3DE (def=0x0) // Capture/Compare 3 DMA request enable
    • [10]CC2DE (def=0x0) // Capture/Compare 2 DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [7]BIE (def=0x0) // Break interrupt enable
    • [6]TIE (def=0x0) // Trigger interrupt enable
    • [5]COMIE (def=0x0) // COM interrupt enable
    • [4]CC4IE (def=0x0) // Capture/Compare 4 interrupt enable
    • [3]CC3IE (def=0x0) // Capture/Compare 3 interrupt enable
    • [2]CC2IE (def=0x0) // Capture/Compare 2 interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x50012C10SR// status register

    • [23]TERRF (def=0x0) // Transition error interrupt flag
    • [22]IERRF (def=0x0) // Index error interrupt flag
    • [21]DIRF (def=0x0) // Direction change interrupt flag
    • [20]IDXF (def=0x0) // Index interrupt flag
    • [17]CC6IF (def=0x0) // Compare 6 interrupt flag
    • [16]CC5IF (def=0x0) // Compare 5 interrupt flag
    • [13]SBIF (def=0x0) // System Break interrupt flag
    • [12]CC4OF (def=0x0) // Capture/Compare 4 overcapture flag
    • [11]CC3OF (def=0x0) // Capture/Compare 3 overcapture flag
    • [10]CC2OF (def=0x0) // Capture/compare 2 overcapture flag
    • [9]CC1OF (def=0x0) // Capture/Compare 1 overcapture flag
    • [8]B2IF (def=0x0) // Break 2 interrupt flag
    • [7]BIF (def=0x0) // Break interrupt flag
    • [6]TIF (def=0x0) // Trigger interrupt flag
    • [5]COMIF (def=0x0) // COM interrupt flag
    • [4]CC4IF (def=0x0) // Capture/Compare 4 interrupt flag
    • [3]CC3IF (def=0x0) // Capture/Compare 3 interrupt flag
    • [2]CC2IF (def=0x0) // Capture/Compare 2 interrupt flag
    • [1]CC1IF (def=0x0) // Capture/compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x50012C14EGR// event generation register

    • [8]B2G (def=0x0) // Break 2 generation
    • [7]BG (def=0x0) // Break generation
    • [6]TG (def=0x0) // Trigger generation
    • [5]COMG (def=0x0) // Capture/Compare control update generation
    • [4]CC4G (def=0x0) // Capture/compare 4 generation
    • [3]CC3G (def=0x0) // Capture/compare 3 generation
    • [2]CC2G (def=0x0) // Capture/compare 2 generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x50012C18CCMR1_Output// capture/compare mode register 1 (output mode)

    • [24]OC2M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC1M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC2CE (def=0x0) // Output Compare 2 clear enable
    • [12:14]OC2M (def=0x0) // Output Compare 2 mode
    • [11]OC2PE (def=0x0) // Output Compare 2 preload enable
    • [10]OC2FE (def=0x0) // Output Compare 2 fast enable
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [7]OC1CE (def=0x0) // Output Compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output Compare 1 mode
    • [3]OC1PE (def=0x0) // Output Compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output Compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x50012C18CCMR1_Input// capture/compare mode register 1 (input mode)

    • [12:15]IC2F (def=0x0) // Input capture 2 filter
    • [10:11]IC2PCS (def=0x0) // Input capture 2 prescaler
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]ICPCS (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x50012C1CCCMR2_Output// capture/compare mode register 2 (output mode)

    • [24]OC4M_bit3 (def=0x0) // Output Compare 4 mode - bit 3
    • [16]OC3M_3 (def=0x0) // Output compare 3 mode
    • [15]OC4CE (def=0x0) // Output compare 4 clear enable
    • [12:14]OC4M_3_0 (def=0x0) // Output compare 4 mode
    • [11]OC4PE (def=0x0) // Output compare 4 preload enable
    • [10]OC4FE (def=0x0) // Output compare 4 fast enable
    • [8:9]CC4S_1_0 (def=0x0) // Capture/Compare 4 selection
    • [7]OC3CE (def=0x0) // Output compare 3 clear enable
    • [4:6]OC3M_2_0 (def=0x0) // Output compare 3 mode
    • [3]OC3PE (def=0x0) // Output compare 3 preload enable
    • [2]OC3FE (def=0x0) // Output compare 3 fast enable
    • [0:1]CC3S_1_0 (def=0x0) // Capture/Compare 3 selection
  • 0x50012C1CCCMR2_Input// capture/compare mode register 2 (input mode)

    • [12:15]IC4F (def=0x0) // Input capture 4 filter
    • [10:11]IC4PSC (def=0x0) // Input capture 4 prescaler
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [4:7]IC3F (def=0x0) // Input capture 3 filter
    • [2:3]IC3PSC (def=0x0) // Input capture 3 prescaler
    • [0:1]CC3S (def=0x0) // Capture/compare 3 selection
  • 0x50012C20CCER// capture/compare enable register

    • [21]CC6P (def=0x0) // Capture/Compare 6 output polarity
    • [20]CC6E (def=0x0) // Capture/Compare 6 output enable
    • [17]CC5P (def=0x0) // Capture/Compare 5 output polarity
    • [16]CC5E (def=0x0) // Capture/Compare 5 output enable
    • [15]CC4NP (def=0x0) // Capture/Compare 4 complementary output polarity
    • [13]CC4P (def=0x0) // Capture/Compare 3 output Polarity
    • [12]CC4E (def=0x0) // Capture/Compare 4 output enable
    • [11]CC3NP (def=0x0) // Capture/Compare 3 output Polarity
    • [10]CC3NE (def=0x0) // Capture/Compare 3 complementary output enable
    • [9]CC3P (def=0x0) // Capture/Compare 3 output Polarity
    • [8]CC3E (def=0x0) // Capture/Compare 3 output enable
    • [7]CC2NP (def=0x0) // Capture/Compare 2 output Polarity
    • [6]CC2NE (def=0x0) // Capture/Compare 2 complementary output enable
    • [5]CC2P (def=0x0) // Capture/Compare 2 output Polarity
    • [4]CC2E (def=0x0) // Capture/Compare 2 output enable
    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [2]CC1NE (def=0x0) // Capture/Compare 1 complementary output enable
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x50012C24CNT// counter

    • [31]UIFCPY (def=0x0) // UIF copy
    • [0:15]CNT (def=0x0) // counter value
  • 0x50012C28PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x50012C2CARR// auto-reload register

    • [0:19]ARR (def=0xFFFF) // Auto-reload value
  • 0x50012C30RCR// repetition counter register

    • [0:15]REP (def=0x0) // Repetition counter value
  • 0x50012C34CCR1// capture/compare register 1

    • [0:19]CCR1 (def=0x0) // Capture/Compare 1 value
  • 0x50012C38CCR2// capture/compare register 2

    • [0:19]CCR2 (def=0x0) // Capture/Compare 2 value
  • 0x50012C3CCCR3// capture/compare register 3

    • [0:19]CCR3 (def=0x0) // Capture/Compare value
  • 0x50012C40CCR4// capture/compare register 4

    • [0:19]CCR4 (def=0x0) // Capture/Compare value
  • 0x50012C44BDTR// break and dead-time register

    • [29]BK2BID (def=0x0) // Break2 bidirectional
    • [28]BKBID (def=0x0) // Break Bidirectional
    • [27]BK2DSRAM (def=0x0) // Break2 Disarm
    • [26]BKDSRM (def=0x0) // Break Disarm
    • [25]BK2P (def=0x0) // Break 2 polarity
    • [24]BK2E (def=0x0) // Break 2 enable
    • [20:23]BK2F (def=0x0) // Break 2 filter
    • [16:19]BKF (def=0x0) // Break filter
    • [15]MOE (def=0x0) // Main output enable
    • [14]AOE (def=0x0) // Automatic output enable
    • [13]BKP (def=0x0) // Break polarity
    • [12]BKE (def=0x0) // Break enable
    • [11]OSSR (def=0x0) // Off-state selection for Run mode
    • [10]OSSI (def=0x0) // Off-state selection for Idle mode
    • [8:9]LOCK (def=0x0) // Lock configuration
    • [0:7]DTG (def=0x0) // Dead-time generator setup
  • 0x50012C48CCR5// alternate function register 2

    • [0:19]CCR5 (def=0x0) // CCR5
    • [29]GC5C1 (def=0x0) // GC5C1
    • [30]GC5C2 (def=0x0) // GC5C2
    • [31]GC5C3 (def=0x0) // GC5C3
  • 0x50012C4CCCR6// alternate function register 2

    • [0:19]CCR6 (def=0x0) // CCR6
  • 0x50012C50CCMR3// capture/compare mode register 3

    • [2]OC5FE (def=0x0) // Output compare 5 fast enable
    • [3]OC5PE (def=0x0) // Output compare 5 preload enable
    • [4:6]OC5M1 (def=0x0) // Output compare 5 mode
    • [7]OC5CE (def=0x0) // Output compare 5 clear enable
    • [10]OC6FE (def=0x0) // Output compare 6 fast enable
    • [11]OC6PE (def=0x0) // Output compare 6 preload enable
    • [12:14]OC6M1 (def=0x0) // Output compare 6 mode
    • [15]OC6CE (def=0x0) // Output compare 6 clear enable
    • [16]OC5M2 (def=0x0) // Output compare 5 mode
    • [24]OC6M (def=0x0) // Output compare 6 mode
  • 0x50012C54DTR2// deadtime register 2

    • [17]DTPE (def=0x0) // Deadtime preload enable
    • [16]DTAE (def=0x0) // Deadtime asymmetric enable
    • [0:7]DTGF (def=0x0) // Dead-time falling edge generator setup
  • 0x50012C58ECR// encoder control register

    • [24:26]PWPRSC (def=0x0) // Pulse width prescaler
    • [16:23]PW (def=0x0) // Pulse width
    • [6:7]IPOS (def=0x0) // Index positioning
    • [5]FIDX (def=0x0) // First index
    • [1:2]IDIR (def=0x0) // Index direction
    • [0]IE (def=0x0) // Index enable
  • 0x50012C5CTISEL// timer input selection register

    • [24:27]TI4SEL (def=0x0) // Selects tim_ti4[0..15] input
    • [16:19]TI3SEL (def=0x0) // Selects tim_ti3[0..15] input
    • [8:11]TI2SEL (def=0x0) // Selects tim_ti3[0..15] input
    • [0:3]TI1SEL (def=0x0) // Selects tim_ti3[0..15] input
  • 0x50012C60AF1// alternate function option register 1

    • [14:17]ETRSEL (def=0x0) // ETR source selection
    • [13]BKCMP4P (def=0x0) // tim_brk_cmp4 input polarity
    • [12]BKCMP3P (def=0x0) // tim_brk_cmp3 input polarity
    • [11]BKCMP2P (def=0x0) // BRK COMP2 input polarity
    • [10]BKCMP1P (def=0x0) // BRK COMP1 input polarity
    • [9]BKINP (def=0x0) // TIMx_BKIN input polarity
    • [8]BKCMP8E (def=0x0) // tim_brk_cmp8 enable
    • [7]BKCMP7E (def=0x0) // tim_brk_cmp7 enable
    • [6]BKCMP6E (def=0x0) // tim_brk_cmp6 enable
    • [5]BKCMP5E (def=0x0) // tim_brk_cmp5 enable
    • [4]BKCMP4E (def=0x0) // tim_brk_cmp4 enable
    • [3]BKCMP3E (def=0x0) // tim_brk_cmp3 enable
    • [2]BKCMP2E (def=0x0) // BRK COMP2 enable
    • [1]BKCMP1E (def=0x0) // BRK COMP1 enable
    • [0]BKINE (def=0x1) // BRK BKIN input enable
  • 0x50012C64AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // ocref_clr source selection
    • [13]BK2CMP4P (def=0x0) // tim_brk2_cmp4 input polarity
    • [12]BK2CMP3P (def=0x0) // tim_brk2_cmp3 input polarity
    • [11]BK2CMP2P (def=0x0) // tim_brk2_cmp2 input polarity
    • [10]BK2CMP1P (def=0x0) // tim_brk2_cmp1 input polarity
    • [9]BK2INP (def=0x0) // TIMx_BKIN2 input polarity
    • [8]BK2CMP8E (def=0x0) // tim_brk2_cmp8 enable
    • [7]BK2CMP7E (def=0x0) // tim_brk2_cmp7 enable
    • [6]BK2CMP6E (def=0x0) // tim_brk2_cmp6 enable
    • [5]BK2CMP5E (def=0x0) // tim_brk2_cmp5 enable
    • [4]BK2CMP4E (def=0x0) // tim_brk2_cmp4 enable
    • [3]BK2CMP3E (def=0x0) // tim_brk2_cmp3 enable
    • [2]BK2CMP2E (def=0x0) // BRK2 COMP2 enable
    • [1]BK2CMP1E (def=0x0) // BRK2 COMP1 enable
    • [0]BK2INE (def=0x1) // BRK2 BKIN input enable
  • 0x50012FDCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x0) // DMA base address
  • 0x50012FE0DMAR// DMA address for full transfer

    • [0:31]DMAB (def=0x0) // DMA register for burst accesses
• 0x40000000TIM2// General-purpose-timers

  • 0x40000000CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering Enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [5:6]CMS (def=0x0) // Center-aligned mode selection
    • [4]DIR (def=0x0) // Direction
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x40000004CR2// control register 2

    • [25]MMS_3 (def=0x0) // Master mode selection
    • [7]TI1S (def=0x0) // TI1 selection
    • [4:6]MMS (def=0x0) // Master mode selection
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
  • 0x40000008SMCR// slave mode control register

    • [25]SMSPS (def=0x0) // SMS preload source
    • [24]SMSPE (def=0x0) // SMS preload enable
    • [20:21]TS_4_3 (def=0x0) // Trigger selection
    • [16]SMS_bit3 (def=0x0) // Slave mode selection - bit 3
    • [15]ETP (def=0x0) // External trigger polarity
    • [14]ECE (def=0x0) // External clock enable
    • [12:13]ETPS (def=0x0) // External trigger prescaler
    • [8:11]ETF (def=0x0) // External trigger filter
    • [7]MSM (def=0x0) // Master/Slave mode
    • [4:6]TS_2_0 (def=0x0) // Trigger selection
    • [3]OCCS (def=0x0) // OCREF clear selection
    • [0:2]SMS (def=0x0) // Slave mode selection
  • 0x4000000CDIER// DMA/Interrupt enable register

    • [23]TERRIE (def=0x0) // Transition error interrupt enable
    • [22]IERRIE (def=0x0) // Index error interrupt enable
    • [21]DIRIE (def=0x0) // Direction change interrupt enable
    • [20]IDXIE (def=0x0) // Index interrupt enable
    • [14]TDE (def=0x0) // Trigger DMA request enable
    • [12]CC4DE (def=0x0) // Capture/Compare 4 DMA request enable
    • [11]CC3DE (def=0x0) // Capture/Compare 3 DMA request enable
    • [10]CC2DE (def=0x0) // Capture/Compare 2 DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [6]TIE (def=0x0) // Trigger interrupt enable
    • [4]CC4IE (def=0x0) // Capture/Compare 4 interrupt enable
    • [3]CC3IE (def=0x0) // Capture/Compare 3 interrupt enable
    • [2]CC2IE (def=0x0) // Capture/Compare 2 interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x40000010SR// status register

    • [23]TERRF (def=0x0) // Transition error interrupt flag
    • [22]IERRF (def=0x0) // Index error interrupt flag
    • [21]DIRF (def=0x0) // Direction change interrupt flag
    • [20]IDXF (def=0x0) // Index interrupt flag
    • [12]CC4OF (def=0x0) // Capture/Compare 4 overcapture flag
    • [11]CC3OF (def=0x0) // Capture/Compare 3 overcapture flag
    • [10]CC2OF (def=0x0) // Capture/compare 2 overcapture flag
    • [9]CC1OF (def=0x0) // Capture/Compare 1 overcapture flag
    • [6]TIF (def=0x0) // Trigger interrupt flag
    • [4]CC4IF (def=0x0) // Capture/Compare 4 interrupt flag
    • [3]CC3IF (def=0x0) // Capture/Compare 3 interrupt flag
    • [2]CC2IF (def=0x0) // Capture/Compare 2 interrupt flag
    • [1]CC1IF (def=0x0) // Capture/compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x40000014EGR// event generation register

    • [6]TG (def=0x0) // Trigger generation
    • [4]CC4G (def=0x0) // Capture/compare 4 generation
    • [3]CC3G (def=0x0) // Capture/compare 3 generation
    • [2]CC2G (def=0x0) // Capture/compare 2 generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x40000018CCMR1_Output// capture/compare mode register 1 (output mode)

    • [24]OC2M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC1M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC2CE (def=0x0) // Output compare 2 clear enable
    • [12:14]OC2M (def=0x0) // Output compare 2 mode
    • [11]OC2PE (def=0x0) // Output compare 2 preload enable
    • [10]OC2FE (def=0x0) // Output compare 2 fast enable
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [7]OC1CE (def=0x0) // Output compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output compare 1 mode
    • [3]OC1PE (def=0x0) // Output compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x40000018CCMR1_Input// capture/compare mode register 1 (input mode)

    • [12:15]IC2F (def=0x0) // Input capture 2 filter
    • [10:11]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [8:9]CC2S (def=0x0) // Capture/compare 2 selection
    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x4000001CCCMR2_Output// capture/compare mode register 2 (output mode)

    • [24]OC4M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC3M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC4CE (def=0x0) // Output compare 4 clear enable
    • [12:14]OC4M (def=0x0) // Output compare 4 mode
    • [11]OC4PE (def=0x0) // Output compare 4 preload enable
    • [10]OC4FE (def=0x0) // Output compare 4 fast enable
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [7]OC3CE (def=0x0) // Output compare 3 clear enable
    • [4:6]OC3M (def=0x0) // Output compare 3 mode
    • [3]OC3PE (def=0x0) // Output compare 3 preload enable
    • [2]OC3FE (def=0x0) // Output compare 3 fast enable
    • [0:1]CC3S (def=0x0) // Capture/Compare 3 selection
  • 0x4000001CCCMR2_Input// capture/compare mode register 2 (input mode)

    • [12:15]IC4F (def=0x0) // Input capture 4 filter
    • [10:11]IC4PSC (def=0x0) // Input capture 4 prescaler
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [4:7]IC3F (def=0x0) // Input capture 3 filter
    • [2:3]IC3PSC (def=0x0) // Input capture 3 prescaler
    • [0:1]CC3S (def=0x0) // Capture/Compare 3 selection
  • 0x40000020CCER// capture/compare enable register

    • [15]CC4NP (def=0x0) // Capture/Compare 4 output Polarity
    • [13]CC4P (def=0x0) // Capture/Compare 3 output Polarity
    • [12]CC4E (def=0x0) // Capture/Compare 4 output enable
    • [11]CC3NP (def=0x0) // Capture/Compare 3 output Polarity
    • [9]CC3P (def=0x0) // Capture/Compare 3 output Polarity
    • [8]CC3E (def=0x0) // Capture/Compare 3 output enable
    • [7]CC2NP (def=0x0) // Capture/Compare 2 output Polarity
    • [5]CC2P (def=0x0) // Capture/Compare 2 output Polarity
    • [4]CC2E (def=0x0) // Capture/Compare 2 output enable
    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x40000024CNT// counter

    • [16:30]CNT_H (def=0x0) // Most significant part counter value (on TIM2 and TIM5)
    • [0:15]CNT_L (def=0x0) // Least significant part of counter value
    • [31]CNT_bit31 (def=0x0) // Most significant bit of counter value (on TIM2 and TIM5)
  • 0x40000028PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x4000002CARR// auto-reload register

    • [16:31]ARR_H (def=0xFFFF) // High Auto-reload value (TIM2 only)
    • [0:15]ARR_L (def=0xFFFF) // Low Auto-reload value
  • 0x40000034CCR1// capture/compare register 1

    • [16:31]CCR1_H (def=0x0) // High Capture/Compare 1 value (TIM2 only)
    • [0:15]CCR1_L (def=0x0) // Low Capture/Compare 1 value
  • 0x40000038CCR2// capture/compare register 2

    • [16:31]CCR2_H (def=0x0) // High Capture/Compare 2 value (TIM2 only)
    • [0:15]CCR2_L (def=0x0) // Low Capture/Compare 2 value
  • 0x4000003CCCR3// capture/compare register 3

    • [16:31]CCR3_H (def=0x0) // High Capture/Compare value (TIM2 only)
    • [0:15]CCR3_L (def=0x0) // Low Capture/Compare value
  • 0x40000040CCR4// capture/compare register 4

    • [16:31]CCR4_H (def=0x0) // High Capture/Compare value (TIM2 only)
    • [0:15]CCR4_L (def=0x0) // Low Capture/Compare value
  • 0x40000058ECR// DMA address for full transfer

    • [24:26]PWPRSC (def=0x0) // Pulse width prescaler
    • [16:23]PW (def=0x0) // Pulse width
    • [6:7]IPOS (def=0x0) // Index positioning
    • [5]FIDX (def=0x0) // First index
    • [1:2]IDIR (def=0x0) // Index direction
    • [0]IE (def=0x0) // Index enable
  • 0x4000005CTISEL// timer input selection register

    • [24:27]TI4SEL (def=0x0) // Selects tim_ti4[0..15] input
    • [16:19]TI3SEL (def=0x0) // Selects tim_ti3[0..15] input
    • [8:11]TI2SEL (def=0x0) // Selects tim_ti2[0..15] input
    • [0:3]TI1SEL (def=0x0) // Selects tim_ti1[0..15] input
  • 0x40000060AF1// alternate function register 1

    • [14:17]ETRSEL (def=0x0) // etr_in source selection
  • 0x40000064AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // ocref_clr source selection
  • 0x400003DCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x0) // DMA base address
  • 0x400003E0DMAR// DMA address for full transfer

    • [0:31]ETRSEL (def=0x0) // DMA register for burst accesses
  interrupts:
  • [37] TIM2 // TIM2 global interrupt
• 0x50000000SEC_TIM2//

  • 0x50000000CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering Enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [5:6]CMS (def=0x0) // Center-aligned mode selection
    • [4]DIR (def=0x0) // Direction
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x50000004CR2// control register 2

    • [25]MMS_3 (def=0x0) // Master mode selection
    • [7]TI1S (def=0x0) // TI1 selection
    • [4:6]MMS (def=0x0) // Master mode selection
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
  • 0x50000008SMCR// slave mode control register

    • [25]SMSPS (def=0x0) // SMS preload source
    • [24]SMSPE (def=0x0) // SMS preload enable
    • [20:21]TS_4_3 (def=0x0) // Trigger selection
    • [16]SMS_bit3 (def=0x0) // Slave mode selection - bit 3
    • [15]ETP (def=0x0) // External trigger polarity
    • [14]ECE (def=0x0) // External clock enable
    • [12:13]ETPS (def=0x0) // External trigger prescaler
    • [8:11]ETF (def=0x0) // External trigger filter
    • [7]MSM (def=0x0) // Master/Slave mode
    • [4:6]TS_2_0 (def=0x0) // Trigger selection
    • [3]OCCS (def=0x0) // OCREF clear selection
    • [0:2]SMS (def=0x0) // Slave mode selection
  • 0x5000000CDIER// DMA/Interrupt enable register

    • [23]TERRIE (def=0x0) // Transition error interrupt enable
    • [22]IERRIE (def=0x0) // Index error interrupt enable
    • [21]DIRIE (def=0x0) // Direction change interrupt enable
    • [20]IDXIE (def=0x0) // Index interrupt enable
    • [14]TDE (def=0x0) // Trigger DMA request enable
    • [12]CC4DE (def=0x0) // Capture/Compare 4 DMA request enable
    • [11]CC3DE (def=0x0) // Capture/Compare 3 DMA request enable
    • [10]CC2DE (def=0x0) // Capture/Compare 2 DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [6]TIE (def=0x0) // Trigger interrupt enable
    • [4]CC4IE (def=0x0) // Capture/Compare 4 interrupt enable
    • [3]CC3IE (def=0x0) // Capture/Compare 3 interrupt enable
    • [2]CC2IE (def=0x0) // Capture/Compare 2 interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x50000010SR// status register

    • [23]TERRF (def=0x0) // Transition error interrupt flag
    • [22]IERRF (def=0x0) // Index error interrupt flag
    • [21]DIRF (def=0x0) // Direction change interrupt flag
    • [20]IDXF (def=0x0) // Index interrupt flag
    • [12]CC4OF (def=0x0) // Capture/Compare 4 overcapture flag
    • [11]CC3OF (def=0x0) // Capture/Compare 3 overcapture flag
    • [10]CC2OF (def=0x0) // Capture/compare 2 overcapture flag
    • [9]CC1OF (def=0x0) // Capture/Compare 1 overcapture flag
    • [6]TIF (def=0x0) // Trigger interrupt flag
    • [4]CC4IF (def=0x0) // Capture/Compare 4 interrupt flag
    • [3]CC3IF (def=0x0) // Capture/Compare 3 interrupt flag
    • [2]CC2IF (def=0x0) // Capture/Compare 2 interrupt flag
    • [1]CC1IF (def=0x0) // Capture/compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x50000014EGR// event generation register

    • [6]TG (def=0x0) // Trigger generation
    • [4]CC4G (def=0x0) // Capture/compare 4 generation
    • [3]CC3G (def=0x0) // Capture/compare 3 generation
    • [2]CC2G (def=0x0) // Capture/compare 2 generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x50000018CCMR1_Output// capture/compare mode register 1 (output mode)

    • [24]OC2M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC1M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC2CE (def=0x0) // Output compare 2 clear enable
    • [12:14]OC2M (def=0x0) // Output compare 2 mode
    • [11]OC2PE (def=0x0) // Output compare 2 preload enable
    • [10]OC2FE (def=0x0) // Output compare 2 fast enable
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [7]OC1CE (def=0x0) // Output compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output compare 1 mode
    • [3]OC1PE (def=0x0) // Output compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x50000018CCMR1_Input// capture/compare mode register 1 (input mode)

    • [12:15]IC2F (def=0x0) // Input capture 2 filter
    • [10:11]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [8:9]CC2S (def=0x0) // Capture/compare 2 selection
    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x5000001CCCMR2_Output// capture/compare mode register 2 (output mode)

    • [24]OC4M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC3M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC4CE (def=0x0) // Output compare 4 clear enable
    • [12:14]OC4M (def=0x0) // Output compare 4 mode
    • [11]OC4PE (def=0x0) // Output compare 4 preload enable
    • [10]OC4FE (def=0x0) // Output compare 4 fast enable
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [7]OC3CE (def=0x0) // Output compare 3 clear enable
    • [4:6]OC3M (def=0x0) // Output compare 3 mode
    • [3]OC3PE (def=0x0) // Output compare 3 preload enable
    • [2]OC3FE (def=0x0) // Output compare 3 fast enable
    • [0:1]CC3S (def=0x0) // Capture/Compare 3 selection
  • 0x5000001CCCMR2_Input// capture/compare mode register 2 (input mode)

    • [12:15]IC4F (def=0x0) // Input capture 4 filter
    • [10:11]IC4PSC (def=0x0) // Input capture 4 prescaler
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [4:7]IC3F (def=0x0) // Input capture 3 filter
    • [2:3]IC3PSC (def=0x0) // Input capture 3 prescaler
    • [0:1]CC3S (def=0x0) // Capture/Compare 3 selection
  • 0x50000020CCER// capture/compare enable register

    • [15]CC4NP (def=0x0) // Capture/Compare 4 output Polarity
    • [13]CC4P (def=0x0) // Capture/Compare 3 output Polarity
    • [12]CC4E (def=0x0) // Capture/Compare 4 output enable
    • [11]CC3NP (def=0x0) // Capture/Compare 3 output Polarity
    • [9]CC3P (def=0x0) // Capture/Compare 3 output Polarity
    • [8]CC3E (def=0x0) // Capture/Compare 3 output enable
    • [7]CC2NP (def=0x0) // Capture/Compare 2 output Polarity
    • [5]CC2P (def=0x0) // Capture/Compare 2 output Polarity
    • [4]CC2E (def=0x0) // Capture/Compare 2 output enable
    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x50000024CNT// counter

    • [16:30]CNT_H (def=0x0) // Most significant part counter value (on TIM2 and TIM5)
    • [0:15]CNT_L (def=0x0) // Least significant part of counter value
    • [31]CNT_bit31 (def=0x0) // Most significant bit of counter value (on TIM2 and TIM5)
  • 0x50000028PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x5000002CARR// auto-reload register

    • [16:31]ARR_H (def=0xFFFF) // High Auto-reload value (TIM2 only)
    • [0:15]ARR_L (def=0xFFFF) // Low Auto-reload value
  • 0x50000034CCR1// capture/compare register 1

    • [16:31]CCR1_H (def=0x0) // High Capture/Compare 1 value (TIM2 only)
    • [0:15]CCR1_L (def=0x0) // Low Capture/Compare 1 value
  • 0x50000038CCR2// capture/compare register 2

    • [16:31]CCR2_H (def=0x0) // High Capture/Compare 2 value (TIM2 only)
    • [0:15]CCR2_L (def=0x0) // Low Capture/Compare 2 value
  • 0x5000003CCCR3// capture/compare register 3

    • [16:31]CCR3_H (def=0x0) // High Capture/Compare value (TIM2 only)
    • [0:15]CCR3_L (def=0x0) // Low Capture/Compare value
  • 0x50000040CCR4// capture/compare register 4

    • [16:31]CCR4_H (def=0x0) // High Capture/Compare value (TIM2 only)
    • [0:15]CCR4_L (def=0x0) // Low Capture/Compare value
  • 0x50000058ECR// DMA address for full transfer

    • [24:26]PWPRSC (def=0x0) // Pulse width prescaler
    • [16:23]PW (def=0x0) // Pulse width
    • [6:7]IPOS (def=0x0) // Index positioning
    • [5]FIDX (def=0x0) // First index
    • [1:2]IDIR (def=0x0) // Index direction
    • [0]IE (def=0x0) // Index enable
  • 0x5000005CTISEL// timer input selection register

    • [24:27]TI4SEL (def=0x0) // Selects tim_ti4[0..15] input
    • [16:19]TI3SEL (def=0x0) // Selects tim_ti3[0..15] input
    • [8:11]TI2SEL (def=0x0) // Selects tim_ti2[0..15] input
    • [0:3]TI1SEL (def=0x0) // Selects tim_ti1[0..15] input
  • 0x50000060AF1// alternate function register 1

    • [14:17]ETRSEL (def=0x0) // etr_in source selection
  • 0x50000064AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // ocref_clr source selection
  • 0x500003DCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x0) // DMA base address
  • 0x500003E0DMAR// DMA address for full transfer

    • [0:31]ETRSEL (def=0x0) // DMA register for burst accesses
• 0x40000400TIM3//

  • 0x40000400CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering Enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [5:6]CMS (def=0x0) // Center-aligned mode selection
    • [4]DIR (def=0x0) // Direction
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x40000404CR2// control register 2

    • [25]MMS_3 (def=0x0) // Master mode selection
    • [7]TI1S (def=0x0) // TI1 selection
    • [4:6]MMS (def=0x0) // Master mode selection
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
  • 0x40000408SMCR// slave mode control register

    • [25]SMSPS (def=0x0) // SMS preload source
    • [24]SMSPE (def=0x0) // SMS preload enable
    • [20:21]TS_4_3 (def=0x0) // Trigger selection
    • [16]SMS_bit3 (def=0x0) // Slave mode selection - bit 3
    • [15]ETP (def=0x0) // External trigger polarity
    • [14]ECE (def=0x0) // External clock enable
    • [12:13]ETPS (def=0x0) // External trigger prescaler
    • [8:11]ETF (def=0x0) // External trigger filter
    • [7]MSM (def=0x0) // Master/Slave mode
    • [4:6]TS_2_0 (def=0x0) // Trigger selection
    • [3]OCCS (def=0x0) // OCREF clear selection
    • [0:2]SMS (def=0x0) // Slave mode selection
  • 0x4000040CDIER// DMA/Interrupt enable register

    • [23]TERRIE (def=0x0) // Transition error interrupt enable
    • [22]IERRIE (def=0x0) // Index error interrupt enable
    • [21]DIRIE (def=0x0) // Direction change interrupt enable
    • [20]IDXIE (def=0x0) // Index interrupt enable
    • [14]TDE (def=0x0) // Trigger DMA request enable
    • [12]CC4DE (def=0x0) // Capture/Compare 4 DMA request enable
    • [11]CC3DE (def=0x0) // Capture/Compare 3 DMA request enable
    • [10]CC2DE (def=0x0) // Capture/Compare 2 DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [6]TIE (def=0x0) // Trigger interrupt enable
    • [4]CC4IE (def=0x0) // Capture/Compare 4 interrupt enable
    • [3]CC3IE (def=0x0) // Capture/Compare 3 interrupt enable
    • [2]CC2IE (def=0x0) // Capture/Compare 2 interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x40000410SR// status register

    • [23]TERRF (def=0x0) // Transition error interrupt flag
    • [22]IERRF (def=0x0) // Index error interrupt flag
    • [21]DIRF (def=0x0) // Direction change interrupt flag
    • [20]IDXF (def=0x0) // Index interrupt flag
    • [12]CC4OF (def=0x0) // Capture/Compare 4 overcapture flag
    • [11]CC3OF (def=0x0) // Capture/Compare 3 overcapture flag
    • [10]CC2OF (def=0x0) // Capture/compare 2 overcapture flag
    • [9]CC1OF (def=0x0) // Capture/Compare 1 overcapture flag
    • [6]TIF (def=0x0) // Trigger interrupt flag
    • [4]CC4IF (def=0x0) // Capture/Compare 4 interrupt flag
    • [3]CC3IF (def=0x0) // Capture/Compare 3 interrupt flag
    • [2]CC2IF (def=0x0) // Capture/Compare 2 interrupt flag
    • [1]CC1IF (def=0x0) // Capture/compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x40000414EGR// event generation register

    • [6]TG (def=0x0) // Trigger generation
    • [4]CC4G (def=0x0) // Capture/compare 4 generation
    • [3]CC3G (def=0x0) // Capture/compare 3 generation
    • [2]CC2G (def=0x0) // Capture/compare 2 generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x40000418CCMR1_Output// capture/compare mode register 1 (output mode)

    • [24]OC2M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC1M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC2CE (def=0x0) // Output compare 2 clear enable
    • [12:14]OC2M (def=0x0) // Output compare 2 mode
    • [11]OC2PE (def=0x0) // Output compare 2 preload enable
    • [10]OC2FE (def=0x0) // Output compare 2 fast enable
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [7]OC1CE (def=0x0) // Output compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output compare 1 mode
    • [3]OC1PE (def=0x0) // Output compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x40000418CCMR1_Input// capture/compare mode register 1 (input mode)

    • [12:15]IC2F (def=0x0) // Input capture 2 filter
    • [10:11]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [8:9]CC2S (def=0x0) // Capture/compare 2 selection
    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x4000041CCCMR2_Output// capture/compare mode register 2 (output mode)

    • [24]OC4M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC3M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC4CE (def=0x0) // Output compare 4 clear enable
    • [12:14]OC4M (def=0x0) // Output compare 4 mode
    • [11]OC4PE (def=0x0) // Output compare 4 preload enable
    • [10]OC4FE (def=0x0) // Output compare 4 fast enable
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [7]OC3CE (def=0x0) // Output compare 3 clear enable
    • [4:6]OC3M (def=0x0) // Output compare 3 mode
    • [3]OC3PE (def=0x0) // Output compare 3 preload enable
    • [2]OC3FE (def=0x0) // Output compare 3 fast enable
    • [0:1]CC3S (def=0x0) // Capture/Compare 3 selection
  • 0x4000041CCCMR2_Input// capture/compare mode register 2 (input mode)

    • [12:15]IC4F (def=0x0) // Input capture 4 filter
    • [10:11]IC4PSC (def=0x0) // Input capture 4 prescaler
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [4:7]IC3F (def=0x0) // Input capture 3 filter
    • [2:3]IC3PSC (def=0x0) // Input capture 3 prescaler
    • [0:1]CC3S (def=0x0) // Capture/Compare 3 selection
  • 0x40000420CCER// capture/compare enable register

    • [15]CC4NP (def=0x0) // Capture/Compare 4 output Polarity
    • [13]CC4P (def=0x0) // Capture/Compare 3 output Polarity
    • [12]CC4E (def=0x0) // Capture/Compare 4 output enable
    • [11]CC3NP (def=0x0) // Capture/Compare 3 output Polarity
    • [9]CC3P (def=0x0) // Capture/Compare 3 output Polarity
    • [8]CC3E (def=0x0) // Capture/Compare 3 output enable
    • [7]CC2NP (def=0x0) // Capture/Compare 2 output Polarity
    • [5]CC2P (def=0x0) // Capture/Compare 2 output Polarity
    • [4]CC2E (def=0x0) // Capture/Compare 2 output enable
    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x40000424CNT// counter

    • [16:30]CNT_H (def=0x0) // Most significant part counter value (on TIM2 and TIM5)
    • [0:15]CNT_L (def=0x0) // Least significant part of counter value
    • [31]CNT_bit31 (def=0x0) // Most significant bit of counter value (on TIM2 and TIM5)
  • 0x40000428PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x4000042CARR// auto-reload register

    • [16:31]ARR_H (def=0xFFFF) // High Auto-reload value (TIM2 only)
    • [0:15]ARR_L (def=0xFFFF) // Low Auto-reload value
  • 0x40000434CCR1// capture/compare register 1

    • [16:31]CCR1_H (def=0x0) // High Capture/Compare 1 value (TIM2 only)
    • [0:15]CCR1_L (def=0x0) // Low Capture/Compare 1 value
  • 0x40000438CCR2// capture/compare register 2

    • [16:31]CCR2_H (def=0x0) // High Capture/Compare 2 value (TIM2 only)
    • [0:15]CCR2_L (def=0x0) // Low Capture/Compare 2 value
  • 0x4000043CCCR3// capture/compare register 3

    • [16:31]CCR3_H (def=0x0) // High Capture/Compare value (TIM2 only)
    • [0:15]CCR3_L (def=0x0) // Low Capture/Compare value
  • 0x40000440CCR4// capture/compare register 4

    • [16:31]CCR4_H (def=0x0) // High Capture/Compare value (TIM2 only)
    • [0:15]CCR4_L (def=0x0) // Low Capture/Compare value
  • 0x40000458ECR// DMA address for full transfer

    • [24:26]PWPRSC (def=0x0) // Pulse width prescaler
    • [16:23]PW (def=0x0) // Pulse width
    • [6:7]IPOS (def=0x0) // Index positioning
    • [5]FIDX (def=0x0) // First index
    • [1:2]IDIR (def=0x0) // Index direction
    • [0]IE (def=0x0) // Index enable
  • 0x4000045CTISEL// timer input selection register

    • [24:27]TI4SEL (def=0x0) // Selects tim_ti4[0..15] input
    • [16:19]TI3SEL (def=0x0) // Selects tim_ti3[0..15] input
    • [8:11]TI2SEL (def=0x0) // Selects tim_ti2[0..15] input
    • [0:3]TI1SEL (def=0x0) // Selects tim_ti1[0..15] input
  • 0x40000460AF1// alternate function register 1

    • [14:17]ETRSEL (def=0x0) // etr_in source selection
  • 0x40000464AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // ocref_clr source selection
  • 0x400007DCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x0) // DMA base address
  • 0x400007E0DMAR// DMA address for full transfer

    • [0:31]ETRSEL (def=0x0) // DMA register for burst accesses
  interrupts:
  • [38] TIM3 // TIM3 global interrupt
• 0x50000400SEC_TIM3//

  • 0x50000400CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering Enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [5:6]CMS (def=0x0) // Center-aligned mode selection
    • [4]DIR (def=0x0) // Direction
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x50000404CR2// control register 2

    • [25]MMS_3 (def=0x0) // Master mode selection
    • [7]TI1S (def=0x0) // TI1 selection
    • [4:6]MMS (def=0x0) // Master mode selection
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
  • 0x50000408SMCR// slave mode control register

    • [25]SMSPS (def=0x0) // SMS preload source
    • [24]SMSPE (def=0x0) // SMS preload enable
    • [20:21]TS_4_3 (def=0x0) // Trigger selection
    • [16]SMS_bit3 (def=0x0) // Slave mode selection - bit 3
    • [15]ETP (def=0x0) // External trigger polarity
    • [14]ECE (def=0x0) // External clock enable
    • [12:13]ETPS (def=0x0) // External trigger prescaler
    • [8:11]ETF (def=0x0) // External trigger filter
    • [7]MSM (def=0x0) // Master/Slave mode
    • [4:6]TS_2_0 (def=0x0) // Trigger selection
    • [3]OCCS (def=0x0) // OCREF clear selection
    • [0:2]SMS (def=0x0) // Slave mode selection
  • 0x5000040CDIER// DMA/Interrupt enable register

    • [23]TERRIE (def=0x0) // Transition error interrupt enable
    • [22]IERRIE (def=0x0) // Index error interrupt enable
    • [21]DIRIE (def=0x0) // Direction change interrupt enable
    • [20]IDXIE (def=0x0) // Index interrupt enable
    • [14]TDE (def=0x0) // Trigger DMA request enable
    • [12]CC4DE (def=0x0) // Capture/Compare 4 DMA request enable
    • [11]CC3DE (def=0x0) // Capture/Compare 3 DMA request enable
    • [10]CC2DE (def=0x0) // Capture/Compare 2 DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [6]TIE (def=0x0) // Trigger interrupt enable
    • [4]CC4IE (def=0x0) // Capture/Compare 4 interrupt enable
    • [3]CC3IE (def=0x0) // Capture/Compare 3 interrupt enable
    • [2]CC2IE (def=0x0) // Capture/Compare 2 interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x50000410SR// status register

    • [23]TERRF (def=0x0) // Transition error interrupt flag
    • [22]IERRF (def=0x0) // Index error interrupt flag
    • [21]DIRF (def=0x0) // Direction change interrupt flag
    • [20]IDXF (def=0x0) // Index interrupt flag
    • [12]CC4OF (def=0x0) // Capture/Compare 4 overcapture flag
    • [11]CC3OF (def=0x0) // Capture/Compare 3 overcapture flag
    • [10]CC2OF (def=0x0) // Capture/compare 2 overcapture flag
    • [9]CC1OF (def=0x0) // Capture/Compare 1 overcapture flag
    • [6]TIF (def=0x0) // Trigger interrupt flag
    • [4]CC4IF (def=0x0) // Capture/Compare 4 interrupt flag
    • [3]CC3IF (def=0x0) // Capture/Compare 3 interrupt flag
    • [2]CC2IF (def=0x0) // Capture/Compare 2 interrupt flag
    • [1]CC1IF (def=0x0) // Capture/compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x50000414EGR// event generation register

    • [6]TG (def=0x0) // Trigger generation
    • [4]CC4G (def=0x0) // Capture/compare 4 generation
    • [3]CC3G (def=0x0) // Capture/compare 3 generation
    • [2]CC2G (def=0x0) // Capture/compare 2 generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x50000418CCMR1_Output// capture/compare mode register 1 (output mode)

    • [24]OC2M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC1M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC2CE (def=0x0) // Output compare 2 clear enable
    • [12:14]OC2M (def=0x0) // Output compare 2 mode
    • [11]OC2PE (def=0x0) // Output compare 2 preload enable
    • [10]OC2FE (def=0x0) // Output compare 2 fast enable
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [7]OC1CE (def=0x0) // Output compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output compare 1 mode
    • [3]OC1PE (def=0x0) // Output compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x50000418CCMR1_Input// capture/compare mode register 1 (input mode)

    • [12:15]IC2F (def=0x0) // Input capture 2 filter
    • [10:11]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [8:9]CC2S (def=0x0) // Capture/compare 2 selection
    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x5000041CCCMR2_Output// capture/compare mode register 2 (output mode)

    • [24]OC4M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC3M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC4CE (def=0x0) // Output compare 4 clear enable
    • [12:14]OC4M (def=0x0) // Output compare 4 mode
    • [11]OC4PE (def=0x0) // Output compare 4 preload enable
    • [10]OC4FE (def=0x0) // Output compare 4 fast enable
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [7]OC3CE (def=0x0) // Output compare 3 clear enable
    • [4:6]OC3M (def=0x0) // Output compare 3 mode
    • [3]OC3PE (def=0x0) // Output compare 3 preload enable
    • [2]OC3FE (def=0x0) // Output compare 3 fast enable
    • [0:1]CC3S (def=0x0) // Capture/Compare 3 selection
  • 0x5000041CCCMR2_Input// capture/compare mode register 2 (input mode)

    • [12:15]IC4F (def=0x0) // Input capture 4 filter
    • [10:11]IC4PSC (def=0x0) // Input capture 4 prescaler
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [4:7]IC3F (def=0x0) // Input capture 3 filter
    • [2:3]IC3PSC (def=0x0) // Input capture 3 prescaler
    • [0:1]CC3S (def=0x0) // Capture/Compare 3 selection
  • 0x50000420CCER// capture/compare enable register

    • [15]CC4NP (def=0x0) // Capture/Compare 4 output Polarity
    • [13]CC4P (def=0x0) // Capture/Compare 3 output Polarity
    • [12]CC4E (def=0x0) // Capture/Compare 4 output enable
    • [11]CC3NP (def=0x0) // Capture/Compare 3 output Polarity
    • [9]CC3P (def=0x0) // Capture/Compare 3 output Polarity
    • [8]CC3E (def=0x0) // Capture/Compare 3 output enable
    • [7]CC2NP (def=0x0) // Capture/Compare 2 output Polarity
    • [5]CC2P (def=0x0) // Capture/Compare 2 output Polarity
    • [4]CC2E (def=0x0) // Capture/Compare 2 output enable
    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x50000424CNT// counter

    • [16:30]CNT_H (def=0x0) // Most significant part counter value (on TIM2 and TIM5)
    • [0:15]CNT_L (def=0x0) // Least significant part of counter value
    • [31]CNT_bit31 (def=0x0) // Most significant bit of counter value (on TIM2 and TIM5)
  • 0x50000428PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x5000042CARR// auto-reload register

    • [16:31]ARR_H (def=0xFFFF) // High Auto-reload value (TIM2 only)
    • [0:15]ARR_L (def=0xFFFF) // Low Auto-reload value
  • 0x50000434CCR1// capture/compare register 1

    • [16:31]CCR1_H (def=0x0) // High Capture/Compare 1 value (TIM2 only)
    • [0:15]CCR1_L (def=0x0) // Low Capture/Compare 1 value
  • 0x50000438CCR2// capture/compare register 2

    • [16:31]CCR2_H (def=0x0) // High Capture/Compare 2 value (TIM2 only)
    • [0:15]CCR2_L (def=0x0) // Low Capture/Compare 2 value
  • 0x5000043CCCR3// capture/compare register 3

    • [16:31]CCR3_H (def=0x0) // High Capture/Compare value (TIM2 only)
    • [0:15]CCR3_L (def=0x0) // Low Capture/Compare value
  • 0x50000440CCR4// capture/compare register 4

    • [16:31]CCR4_H (def=0x0) // High Capture/Compare value (TIM2 only)
    • [0:15]CCR4_L (def=0x0) // Low Capture/Compare value
  • 0x50000458ECR// DMA address for full transfer

    • [24:26]PWPRSC (def=0x0) // Pulse width prescaler
    • [16:23]PW (def=0x0) // Pulse width
    • [6:7]IPOS (def=0x0) // Index positioning
    • [5]FIDX (def=0x0) // First index
    • [1:2]IDIR (def=0x0) // Index direction
    • [0]IE (def=0x0) // Index enable
  • 0x5000045CTISEL// timer input selection register

    • [24:27]TI4SEL (def=0x0) // Selects tim_ti4[0..15] input
    • [16:19]TI3SEL (def=0x0) // Selects tim_ti3[0..15] input
    • [8:11]TI2SEL (def=0x0) // Selects tim_ti2[0..15] input
    • [0:3]TI1SEL (def=0x0) // Selects tim_ti1[0..15] input
  • 0x50000460AF1// alternate function register 1

    • [14:17]ETRSEL (def=0x0) // etr_in source selection
  • 0x50000464AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // ocref_clr source selection
  • 0x500007DCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x0) // DMA base address
  • 0x500007E0DMAR// DMA address for full transfer

    • [0:31]ETRSEL (def=0x0) // DMA register for burst accesses
• 0x40000800TIM4//

  • 0x40000800CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering Enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [5:6]CMS (def=0x0) // Center-aligned mode selection
    • [4]DIR (def=0x0) // Direction
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x40000804CR2// control register 2

    • [25]MMS_3 (def=0x0) // Master mode selection
    • [7]TI1S (def=0x0) // TI1 selection
    • [4:6]MMS (def=0x0) // Master mode selection
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
  • 0x40000808SMCR// slave mode control register

    • [25]SMSPS (def=0x0) // SMS preload source
    • [24]SMSPE (def=0x0) // SMS preload enable
    • [20:21]TS_4_3 (def=0x0) // Trigger selection
    • [16]SMS_bit3 (def=0x0) // Slave mode selection - bit 3
    • [15]ETP (def=0x0) // External trigger polarity
    • [14]ECE (def=0x0) // External clock enable
    • [12:13]ETPS (def=0x0) // External trigger prescaler
    • [8:11]ETF (def=0x0) // External trigger filter
    • [7]MSM (def=0x0) // Master/Slave mode
    • [4:6]TS_2_0 (def=0x0) // Trigger selection
    • [3]OCCS (def=0x0) // OCREF clear selection
    • [0:2]SMS (def=0x0) // Slave mode selection
  • 0x4000080CDIER// DMA/Interrupt enable register

    • [23]TERRIE (def=0x0) // Transition error interrupt enable
    • [22]IERRIE (def=0x0) // Index error interrupt enable
    • [21]DIRIE (def=0x0) // Direction change interrupt enable
    • [20]IDXIE (def=0x0) // Index interrupt enable
    • [14]TDE (def=0x0) // Trigger DMA request enable
    • [12]CC4DE (def=0x0) // Capture/Compare 4 DMA request enable
    • [11]CC3DE (def=0x0) // Capture/Compare 3 DMA request enable
    • [10]CC2DE (def=0x0) // Capture/Compare 2 DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [6]TIE (def=0x0) // Trigger interrupt enable
    • [4]CC4IE (def=0x0) // Capture/Compare 4 interrupt enable
    • [3]CC3IE (def=0x0) // Capture/Compare 3 interrupt enable
    • [2]CC2IE (def=0x0) // Capture/Compare 2 interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x40000810SR// status register

    • [23]TERRF (def=0x0) // Transition error interrupt flag
    • [22]IERRF (def=0x0) // Index error interrupt flag
    • [21]DIRF (def=0x0) // Direction change interrupt flag
    • [20]IDXF (def=0x0) // Index interrupt flag
    • [12]CC4OF (def=0x0) // Capture/Compare 4 overcapture flag
    • [11]CC3OF (def=0x0) // Capture/Compare 3 overcapture flag
    • [10]CC2OF (def=0x0) // Capture/compare 2 overcapture flag
    • [9]CC1OF (def=0x0) // Capture/Compare 1 overcapture flag
    • [6]TIF (def=0x0) // Trigger interrupt flag
    • [4]CC4IF (def=0x0) // Capture/Compare 4 interrupt flag
    • [3]CC3IF (def=0x0) // Capture/Compare 3 interrupt flag
    • [2]CC2IF (def=0x0) // Capture/Compare 2 interrupt flag
    • [1]CC1IF (def=0x0) // Capture/compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x40000814EGR// event generation register

    • [6]TG (def=0x0) // Trigger generation
    • [4]CC4G (def=0x0) // Capture/compare 4 generation
    • [3]CC3G (def=0x0) // Capture/compare 3 generation
    • [2]CC2G (def=0x0) // Capture/compare 2 generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x40000818CCMR1_Output// capture/compare mode register 1 (output mode)

    • [24]OC2M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC1M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC2CE (def=0x0) // Output compare 2 clear enable
    • [12:14]OC2M (def=0x0) // Output compare 2 mode
    • [11]OC2PE (def=0x0) // Output compare 2 preload enable
    • [10]OC2FE (def=0x0) // Output compare 2 fast enable
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [7]OC1CE (def=0x0) // Output compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output compare 1 mode
    • [3]OC1PE (def=0x0) // Output compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x40000818CCMR1_Input// capture/compare mode register 1 (input mode)

    • [12:15]IC2F (def=0x0) // Input capture 2 filter
    • [10:11]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [8:9]CC2S (def=0x0) // Capture/compare 2 selection
    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x4000081CCCMR2_Output// capture/compare mode register 2 (output mode)

    • [24]OC4M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC3M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC4CE (def=0x0) // Output compare 4 clear enable
    • [12:14]OC4M (def=0x0) // Output compare 4 mode
    • [11]OC4PE (def=0x0) // Output compare 4 preload enable
    • [10]OC4FE (def=0x0) // Output compare 4 fast enable
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [7]OC3CE (def=0x0) // Output compare 3 clear enable
    • [4:6]OC3M (def=0x0) // Output compare 3 mode
    • [3]OC3PE (def=0x0) // Output compare 3 preload enable
    • [2]OC3FE (def=0x0) // Output compare 3 fast enable
    • [0:1]CC3S (def=0x0) // Capture/Compare 3 selection
  • 0x4000081CCCMR2_Input// capture/compare mode register 2 (input mode)

    • [12:15]IC4F (def=0x0) // Input capture 4 filter
    • [10:11]IC4PSC (def=0x0) // Input capture 4 prescaler
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [4:7]IC3F (def=0x0) // Input capture 3 filter
    • [2:3]IC3PSC (def=0x0) // Input capture 3 prescaler
    • [0:1]CC3S (def=0x0) // Capture/Compare 3 selection
  • 0x40000820CCER// capture/compare enable register

    • [15]CC4NP (def=0x0) // Capture/Compare 4 output Polarity
    • [13]CC4P (def=0x0) // Capture/Compare 3 output Polarity
    • [12]CC4E (def=0x0) // Capture/Compare 4 output enable
    • [11]CC3NP (def=0x0) // Capture/Compare 3 output Polarity
    • [9]CC3P (def=0x0) // Capture/Compare 3 output Polarity
    • [8]CC3E (def=0x0) // Capture/Compare 3 output enable
    • [7]CC2NP (def=0x0) // Capture/Compare 2 output Polarity
    • [5]CC2P (def=0x0) // Capture/Compare 2 output Polarity
    • [4]CC2E (def=0x0) // Capture/Compare 2 output enable
    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x40000824CNT// counter

    • [16:30]CNT_H (def=0x0) // Most significant part counter value (on TIM2 and TIM5)
    • [0:15]CNT_L (def=0x0) // Least significant part of counter value
    • [31]CNT_bit31 (def=0x0) // Most significant bit of counter value (on TIM2 and TIM5)
  • 0x40000828PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x4000082CARR// auto-reload register

    • [16:31]ARR_H (def=0xFFFF) // High Auto-reload value (TIM2 only)
    • [0:15]ARR_L (def=0xFFFF) // Low Auto-reload value
  • 0x40000834CCR1// capture/compare register 1

    • [16:31]CCR1_H (def=0x0) // High Capture/Compare 1 value (TIM2 only)
    • [0:15]CCR1_L (def=0x0) // Low Capture/Compare 1 value
  • 0x40000838CCR2// capture/compare register 2

    • [16:31]CCR2_H (def=0x0) // High Capture/Compare 2 value (TIM2 only)
    • [0:15]CCR2_L (def=0x0) // Low Capture/Compare 2 value
  • 0x4000083CCCR3// capture/compare register 3

    • [16:31]CCR3_H (def=0x0) // High Capture/Compare value (TIM2 only)
    • [0:15]CCR3_L (def=0x0) // Low Capture/Compare value
  • 0x40000840CCR4// capture/compare register 4

    • [16:31]CCR4_H (def=0x0) // High Capture/Compare value (TIM2 only)
    • [0:15]CCR4_L (def=0x0) // Low Capture/Compare value
  • 0x40000858ECR// DMA address for full transfer

    • [24:26]PWPRSC (def=0x0) // Pulse width prescaler
    • [16:23]PW (def=0x0) // Pulse width
    • [6:7]IPOS (def=0x0) // Index positioning
    • [5]FIDX (def=0x0) // First index
    • [1:2]IDIR (def=0x0) // Index direction
    • [0]IE (def=0x0) // Index enable
  • 0x4000085CTISEL// timer input selection register

    • [24:27]TI4SEL (def=0x0) // Selects tim_ti4[0..15] input
    • [16:19]TI3SEL (def=0x0) // Selects tim_ti3[0..15] input
    • [8:11]TI2SEL (def=0x0) // Selects tim_ti2[0..15] input
    • [0:3]TI1SEL (def=0x0) // Selects tim_ti1[0..15] input
  • 0x40000860AF1// alternate function register 1

    • [14:17]ETRSEL (def=0x0) // etr_in source selection
  • 0x40000864AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // ocref_clr source selection
  • 0x40000BDCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x0) // DMA base address
  • 0x40000BE0DMAR// DMA address for full transfer

    • [0:31]ETRSEL (def=0x0) // DMA register for burst accesses
  interrupts:
  • [39] TIM4 // TIM4 global interrupt
• 0x50000800SEC_TIM4//

  • 0x50000800CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering Enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [5:6]CMS (def=0x0) // Center-aligned mode selection
    • [4]DIR (def=0x0) // Direction
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x50000804CR2// control register 2

    • [25]MMS_3 (def=0x0) // Master mode selection
    • [7]TI1S (def=0x0) // TI1 selection
    • [4:6]MMS (def=0x0) // Master mode selection
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
  • 0x50000808SMCR// slave mode control register

    • [25]SMSPS (def=0x0) // SMS preload source
    • [24]SMSPE (def=0x0) // SMS preload enable
    • [20:21]TS_4_3 (def=0x0) // Trigger selection
    • [16]SMS_bit3 (def=0x0) // Slave mode selection - bit 3
    • [15]ETP (def=0x0) // External trigger polarity
    • [14]ECE (def=0x0) // External clock enable
    • [12:13]ETPS (def=0x0) // External trigger prescaler
    • [8:11]ETF (def=0x0) // External trigger filter
    • [7]MSM (def=0x0) // Master/Slave mode
    • [4:6]TS_2_0 (def=0x0) // Trigger selection
    • [3]OCCS (def=0x0) // OCREF clear selection
    • [0:2]SMS (def=0x0) // Slave mode selection
  • 0x5000080CDIER// DMA/Interrupt enable register

    • [23]TERRIE (def=0x0) // Transition error interrupt enable
    • [22]IERRIE (def=0x0) // Index error interrupt enable
    • [21]DIRIE (def=0x0) // Direction change interrupt enable
    • [20]IDXIE (def=0x0) // Index interrupt enable
    • [14]TDE (def=0x0) // Trigger DMA request enable
    • [12]CC4DE (def=0x0) // Capture/Compare 4 DMA request enable
    • [11]CC3DE (def=0x0) // Capture/Compare 3 DMA request enable
    • [10]CC2DE (def=0x0) // Capture/Compare 2 DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [6]TIE (def=0x0) // Trigger interrupt enable
    • [4]CC4IE (def=0x0) // Capture/Compare 4 interrupt enable
    • [3]CC3IE (def=0x0) // Capture/Compare 3 interrupt enable
    • [2]CC2IE (def=0x0) // Capture/Compare 2 interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x50000810SR// status register

    • [23]TERRF (def=0x0) // Transition error interrupt flag
    • [22]IERRF (def=0x0) // Index error interrupt flag
    • [21]DIRF (def=0x0) // Direction change interrupt flag
    • [20]IDXF (def=0x0) // Index interrupt flag
    • [12]CC4OF (def=0x0) // Capture/Compare 4 overcapture flag
    • [11]CC3OF (def=0x0) // Capture/Compare 3 overcapture flag
    • [10]CC2OF (def=0x0) // Capture/compare 2 overcapture flag
    • [9]CC1OF (def=0x0) // Capture/Compare 1 overcapture flag
    • [6]TIF (def=0x0) // Trigger interrupt flag
    • [4]CC4IF (def=0x0) // Capture/Compare 4 interrupt flag
    • [3]CC3IF (def=0x0) // Capture/Compare 3 interrupt flag
    • [2]CC2IF (def=0x0) // Capture/Compare 2 interrupt flag
    • [1]CC1IF (def=0x0) // Capture/compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x50000814EGR// event generation register

    • [6]TG (def=0x0) // Trigger generation
    • [4]CC4G (def=0x0) // Capture/compare 4 generation
    • [3]CC3G (def=0x0) // Capture/compare 3 generation
    • [2]CC2G (def=0x0) // Capture/compare 2 generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x50000818CCMR1_Output// capture/compare mode register 1 (output mode)

    • [24]OC2M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC1M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC2CE (def=0x0) // Output compare 2 clear enable
    • [12:14]OC2M (def=0x0) // Output compare 2 mode
    • [11]OC2PE (def=0x0) // Output compare 2 preload enable
    • [10]OC2FE (def=0x0) // Output compare 2 fast enable
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [7]OC1CE (def=0x0) // Output compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output compare 1 mode
    • [3]OC1PE (def=0x0) // Output compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x50000818CCMR1_Input// capture/compare mode register 1 (input mode)

    • [12:15]IC2F (def=0x0) // Input capture 2 filter
    • [10:11]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [8:9]CC2S (def=0x0) // Capture/compare 2 selection
    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x5000081CCCMR2_Output// capture/compare mode register 2 (output mode)

    • [24]OC4M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC3M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC4CE (def=0x0) // Output compare 4 clear enable
    • [12:14]OC4M (def=0x0) // Output compare 4 mode
    • [11]OC4PE (def=0x0) // Output compare 4 preload enable
    • [10]OC4FE (def=0x0) // Output compare 4 fast enable
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [7]OC3CE (def=0x0) // Output compare 3 clear enable
    • [4:6]OC3M (def=0x0) // Output compare 3 mode
    • [3]OC3PE (def=0x0) // Output compare 3 preload enable
    • [2]OC3FE (def=0x0) // Output compare 3 fast enable
    • [0:1]CC3S (def=0x0) // Capture/Compare 3 selection
  • 0x5000081CCCMR2_Input// capture/compare mode register 2 (input mode)

    • [12:15]IC4F (def=0x0) // Input capture 4 filter
    • [10:11]IC4PSC (def=0x0) // Input capture 4 prescaler
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [4:7]IC3F (def=0x0) // Input capture 3 filter
    • [2:3]IC3PSC (def=0x0) // Input capture 3 prescaler
    • [0:1]CC3S (def=0x0) // Capture/Compare 3 selection
  • 0x50000820CCER// capture/compare enable register

    • [15]CC4NP (def=0x0) // Capture/Compare 4 output Polarity
    • [13]CC4P (def=0x0) // Capture/Compare 3 output Polarity
    • [12]CC4E (def=0x0) // Capture/Compare 4 output enable
    • [11]CC3NP (def=0x0) // Capture/Compare 3 output Polarity
    • [9]CC3P (def=0x0) // Capture/Compare 3 output Polarity
    • [8]CC3E (def=0x0) // Capture/Compare 3 output enable
    • [7]CC2NP (def=0x0) // Capture/Compare 2 output Polarity
    • [5]CC2P (def=0x0) // Capture/Compare 2 output Polarity
    • [4]CC2E (def=0x0) // Capture/Compare 2 output enable
    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x50000824CNT// counter

    • [16:30]CNT_H (def=0x0) // Most significant part counter value (on TIM2 and TIM5)
    • [0:15]CNT_L (def=0x0) // Least significant part of counter value
    • [31]CNT_bit31 (def=0x0) // Most significant bit of counter value (on TIM2 and TIM5)
  • 0x50000828PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x5000082CARR// auto-reload register

    • [16:31]ARR_H (def=0xFFFF) // High Auto-reload value (TIM2 only)
    • [0:15]ARR_L (def=0xFFFF) // Low Auto-reload value
  • 0x50000834CCR1// capture/compare register 1

    • [16:31]CCR1_H (def=0x0) // High Capture/Compare 1 value (TIM2 only)
    • [0:15]CCR1_L (def=0x0) // Low Capture/Compare 1 value
  • 0x50000838CCR2// capture/compare register 2

    • [16:31]CCR2_H (def=0x0) // High Capture/Compare 2 value (TIM2 only)
    • [0:15]CCR2_L (def=0x0) // Low Capture/Compare 2 value
  • 0x5000083CCCR3// capture/compare register 3

    • [16:31]CCR3_H (def=0x0) // High Capture/Compare value (TIM2 only)
    • [0:15]CCR3_L (def=0x0) // Low Capture/Compare value
  • 0x50000840CCR4// capture/compare register 4

    • [16:31]CCR4_H (def=0x0) // High Capture/Compare value (TIM2 only)
    • [0:15]CCR4_L (def=0x0) // Low Capture/Compare value
  • 0x50000858ECR// DMA address for full transfer

    • [24:26]PWPRSC (def=0x0) // Pulse width prescaler
    • [16:23]PW (def=0x0) // Pulse width
    • [6:7]IPOS (def=0x0) // Index positioning
    • [5]FIDX (def=0x0) // First index
    • [1:2]IDIR (def=0x0) // Index direction
    • [0]IE (def=0x0) // Index enable
  • 0x5000085CTISEL// timer input selection register

    • [24:27]TI4SEL (def=0x0) // Selects tim_ti4[0..15] input
    • [16:19]TI3SEL (def=0x0) // Selects tim_ti3[0..15] input
    • [8:11]TI2SEL (def=0x0) // Selects tim_ti2[0..15] input
    • [0:3]TI1SEL (def=0x0) // Selects tim_ti1[0..15] input
  • 0x50000860AF1// alternate function register 1

    • [14:17]ETRSEL (def=0x0) // etr_in source selection
  • 0x50000864AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // ocref_clr source selection
  • 0x50000BDCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x0) // DMA base address
  • 0x50000BE0DMAR// DMA address for full transfer

    • [0:31]ETRSEL (def=0x0) // DMA register for burst accesses
• 0x40000C00TIM5//

  • 0x40000C00CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering Enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [5:6]CMS (def=0x0) // Center-aligned mode selection
    • [4]DIR (def=0x0) // Direction
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x40000C04CR2// control register 2

    • [25]MMS_3 (def=0x0) // Master mode selection
    • [7]TI1S (def=0x0) // TI1 selection
    • [4:6]MMS (def=0x0) // Master mode selection
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
  • 0x40000C08SMCR// slave mode control register

    • [25]SMSPS (def=0x0) // SMS preload source
    • [24]SMSPE (def=0x0) // SMS preload enable
    • [20:21]TS_4_3 (def=0x0) // Trigger selection
    • [16]SMS_bit3 (def=0x0) // Slave mode selection - bit 3
    • [15]ETP (def=0x0) // External trigger polarity
    • [14]ECE (def=0x0) // External clock enable
    • [12:13]ETPS (def=0x0) // External trigger prescaler
    • [8:11]ETF (def=0x0) // External trigger filter
    • [7]MSM (def=0x0) // Master/Slave mode
    • [4:6]TS_2_0 (def=0x0) // Trigger selection
    • [3]OCCS (def=0x0) // OCREF clear selection
    • [0:2]SMS (def=0x0) // Slave mode selection
  • 0x40000C0CDIER// DMA/Interrupt enable register

    • [23]TERRIE (def=0x0) // Transition error interrupt enable
    • [22]IERRIE (def=0x0) // Index error interrupt enable
    • [21]DIRIE (def=0x0) // Direction change interrupt enable
    • [20]IDXIE (def=0x0) // Index interrupt enable
    • [14]TDE (def=0x0) // Trigger DMA request enable
    • [12]CC4DE (def=0x0) // Capture/Compare 4 DMA request enable
    • [11]CC3DE (def=0x0) // Capture/Compare 3 DMA request enable
    • [10]CC2DE (def=0x0) // Capture/Compare 2 DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [6]TIE (def=0x0) // Trigger interrupt enable
    • [4]CC4IE (def=0x0) // Capture/Compare 4 interrupt enable
    • [3]CC3IE (def=0x0) // Capture/Compare 3 interrupt enable
    • [2]CC2IE (def=0x0) // Capture/Compare 2 interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x40000C10SR// status register

    • [23]TERRF (def=0x0) // Transition error interrupt flag
    • [22]IERRF (def=0x0) // Index error interrupt flag
    • [21]DIRF (def=0x0) // Direction change interrupt flag
    • [20]IDXF (def=0x0) // Index interrupt flag
    • [12]CC4OF (def=0x0) // Capture/Compare 4 overcapture flag
    • [11]CC3OF (def=0x0) // Capture/Compare 3 overcapture flag
    • [10]CC2OF (def=0x0) // Capture/compare 2 overcapture flag
    • [9]CC1OF (def=0x0) // Capture/Compare 1 overcapture flag
    • [6]TIF (def=0x0) // Trigger interrupt flag
    • [4]CC4IF (def=0x0) // Capture/Compare 4 interrupt flag
    • [3]CC3IF (def=0x0) // Capture/Compare 3 interrupt flag
    • [2]CC2IF (def=0x0) // Capture/Compare 2 interrupt flag
    • [1]CC1IF (def=0x0) // Capture/compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x40000C14EGR// event generation register

    • [6]TG (def=0x0) // Trigger generation
    • [4]CC4G (def=0x0) // Capture/compare 4 generation
    • [3]CC3G (def=0x0) // Capture/compare 3 generation
    • [2]CC2G (def=0x0) // Capture/compare 2 generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x40000C18CCMR1_Output// capture/compare mode register 1 (output mode)

    • [24]OC2M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC1M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC2CE (def=0x0) // Output compare 2 clear enable
    • [12:14]OC2M (def=0x0) // Output compare 2 mode
    • [11]OC2PE (def=0x0) // Output compare 2 preload enable
    • [10]OC2FE (def=0x0) // Output compare 2 fast enable
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [7]OC1CE (def=0x0) // Output compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output compare 1 mode
    • [3]OC1PE (def=0x0) // Output compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x40000C18CCMR1_Input// capture/compare mode register 1 (input mode)

    • [12:15]IC2F (def=0x0) // Input capture 2 filter
    • [10:11]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [8:9]CC2S (def=0x0) // Capture/compare 2 selection
    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x40000C1CCCMR2_Output// capture/compare mode register 2 (output mode)

    • [24]OC4M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC3M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC4CE (def=0x0) // Output compare 4 clear enable
    • [12:14]OC4M (def=0x0) // Output compare 4 mode
    • [11]OC4PE (def=0x0) // Output compare 4 preload enable
    • [10]OC4FE (def=0x0) // Output compare 4 fast enable
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [7]OC3CE (def=0x0) // Output compare 3 clear enable
    • [4:6]OC3M (def=0x0) // Output compare 3 mode
    • [3]OC3PE (def=0x0) // Output compare 3 preload enable
    • [2]OC3FE (def=0x0) // Output compare 3 fast enable
    • [0:1]CC3S (def=0x0) // Capture/Compare 3 selection
  • 0x40000C1CCCMR2_Input// capture/compare mode register 2 (input mode)

    • [12:15]IC4F (def=0x0) // Input capture 4 filter
    • [10:11]IC4PSC (def=0x0) // Input capture 4 prescaler
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [4:7]IC3F (def=0x0) // Input capture 3 filter
    • [2:3]IC3PSC (def=0x0) // Input capture 3 prescaler
    • [0:1]CC3S (def=0x0) // Capture/Compare 3 selection
  • 0x40000C20CCER// capture/compare enable register

    • [15]CC4NP (def=0x0) // Capture/Compare 4 output Polarity
    • [13]CC4P (def=0x0) // Capture/Compare 3 output Polarity
    • [12]CC4E (def=0x0) // Capture/Compare 4 output enable
    • [11]CC3NP (def=0x0) // Capture/Compare 3 output Polarity
    • [9]CC3P (def=0x0) // Capture/Compare 3 output Polarity
    • [8]CC3E (def=0x0) // Capture/Compare 3 output enable
    • [7]CC2NP (def=0x0) // Capture/Compare 2 output Polarity
    • [5]CC2P (def=0x0) // Capture/Compare 2 output Polarity
    • [4]CC2E (def=0x0) // Capture/Compare 2 output enable
    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x40000C24CNT// counter

    • [16:30]CNT_H (def=0x0) // Most significant part counter value (on TIM2 and TIM5)
    • [0:15]CNT_L (def=0x0) // Least significant part of counter value
    • [31]CNT_bit31 (def=0x0) // Most significant bit of counter value (on TIM2 and TIM5)
  • 0x40000C28PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x40000C2CARR// auto-reload register

    • [16:31]ARR_H (def=0xFFFF) // High Auto-reload value (TIM2 only)
    • [0:15]ARR_L (def=0xFFFF) // Low Auto-reload value
  • 0x40000C34CCR1// capture/compare register 1

    • [16:31]CCR1_H (def=0x0) // High Capture/Compare 1 value (TIM2 only)
    • [0:15]CCR1_L (def=0x0) // Low Capture/Compare 1 value
  • 0x40000C38CCR2// capture/compare register 2

    • [16:31]CCR2_H (def=0x0) // High Capture/Compare 2 value (TIM2 only)
    • [0:15]CCR2_L (def=0x0) // Low Capture/Compare 2 value
  • 0x40000C3CCCR3// capture/compare register 3

    • [16:31]CCR3_H (def=0x0) // High Capture/Compare value (TIM2 only)
    • [0:15]CCR3_L (def=0x0) // Low Capture/Compare value
  • 0x40000C40CCR4// capture/compare register 4

    • [16:31]CCR4_H (def=0x0) // High Capture/Compare value (TIM2 only)
    • [0:15]CCR4_L (def=0x0) // Low Capture/Compare value
  • 0x40000C58ECR// DMA address for full transfer

    • [24:26]PWPRSC (def=0x0) // Pulse width prescaler
    • [16:23]PW (def=0x0) // Pulse width
    • [6:7]IPOS (def=0x0) // Index positioning
    • [5]FIDX (def=0x0) // First index
    • [1:2]IDIR (def=0x0) // Index direction
    • [0]IE (def=0x0) // Index enable
  • 0x40000C5CTISEL// timer input selection register

    • [24:27]TI4SEL (def=0x0) // Selects tim_ti4[0..15] input
    • [16:19]TI3SEL (def=0x0) // Selects tim_ti3[0..15] input
    • [8:11]TI2SEL (def=0x0) // Selects tim_ti2[0..15] input
    • [0:3]TI1SEL (def=0x0) // Selects tim_ti1[0..15] input
  • 0x40000C60AF1// alternate function register 1

    • [14:17]ETRSEL (def=0x0) // etr_in source selection
  • 0x40000C64AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // ocref_clr source selection
  • 0x40000FDCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x0) // DMA base address
  • 0x40000FE0DMAR// DMA address for full transfer

    • [0:31]ETRSEL (def=0x0) // DMA register for burst accesses
  interrupts:
  • [4] TIM5 // TIM5 global interrupt
• 0x50000C00SEC_TIM5//

  • 0x50000C00CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering Enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [5:6]CMS (def=0x0) // Center-aligned mode selection
    • [4]DIR (def=0x0) // Direction
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x50000C04CR2// control register 2

    • [25]MMS_3 (def=0x0) // Master mode selection
    • [7]TI1S (def=0x0) // TI1 selection
    • [4:6]MMS (def=0x0) // Master mode selection
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
  • 0x50000C08SMCR// slave mode control register

    • [25]SMSPS (def=0x0) // SMS preload source
    • [24]SMSPE (def=0x0) // SMS preload enable
    • [20:21]TS_4_3 (def=0x0) // Trigger selection
    • [16]SMS_bit3 (def=0x0) // Slave mode selection - bit 3
    • [15]ETP (def=0x0) // External trigger polarity
    • [14]ECE (def=0x0) // External clock enable
    • [12:13]ETPS (def=0x0) // External trigger prescaler
    • [8:11]ETF (def=0x0) // External trigger filter
    • [7]MSM (def=0x0) // Master/Slave mode
    • [4:6]TS_2_0 (def=0x0) // Trigger selection
    • [3]OCCS (def=0x0) // OCREF clear selection
    • [0:2]SMS (def=0x0) // Slave mode selection
  • 0x50000C0CDIER// DMA/Interrupt enable register

    • [23]TERRIE (def=0x0) // Transition error interrupt enable
    • [22]IERRIE (def=0x0) // Index error interrupt enable
    • [21]DIRIE (def=0x0) // Direction change interrupt enable
    • [20]IDXIE (def=0x0) // Index interrupt enable
    • [14]TDE (def=0x0) // Trigger DMA request enable
    • [12]CC4DE (def=0x0) // Capture/Compare 4 DMA request enable
    • [11]CC3DE (def=0x0) // Capture/Compare 3 DMA request enable
    • [10]CC2DE (def=0x0) // Capture/Compare 2 DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [6]TIE (def=0x0) // Trigger interrupt enable
    • [4]CC4IE (def=0x0) // Capture/Compare 4 interrupt enable
    • [3]CC3IE (def=0x0) // Capture/Compare 3 interrupt enable
    • [2]CC2IE (def=0x0) // Capture/Compare 2 interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x50000C10SR// status register

    • [23]TERRF (def=0x0) // Transition error interrupt flag
    • [22]IERRF (def=0x0) // Index error interrupt flag
    • [21]DIRF (def=0x0) // Direction change interrupt flag
    • [20]IDXF (def=0x0) // Index interrupt flag
    • [12]CC4OF (def=0x0) // Capture/Compare 4 overcapture flag
    • [11]CC3OF (def=0x0) // Capture/Compare 3 overcapture flag
    • [10]CC2OF (def=0x0) // Capture/compare 2 overcapture flag
    • [9]CC1OF (def=0x0) // Capture/Compare 1 overcapture flag
    • [6]TIF (def=0x0) // Trigger interrupt flag
    • [4]CC4IF (def=0x0) // Capture/Compare 4 interrupt flag
    • [3]CC3IF (def=0x0) // Capture/Compare 3 interrupt flag
    • [2]CC2IF (def=0x0) // Capture/Compare 2 interrupt flag
    • [1]CC1IF (def=0x0) // Capture/compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x50000C14EGR// event generation register

    • [6]TG (def=0x0) // Trigger generation
    • [4]CC4G (def=0x0) // Capture/compare 4 generation
    • [3]CC3G (def=0x0) // Capture/compare 3 generation
    • [2]CC2G (def=0x0) // Capture/compare 2 generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x50000C18CCMR1_Output// capture/compare mode register 1 (output mode)

    • [24]OC2M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC1M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC2CE (def=0x0) // Output compare 2 clear enable
    • [12:14]OC2M (def=0x0) // Output compare 2 mode
    • [11]OC2PE (def=0x0) // Output compare 2 preload enable
    • [10]OC2FE (def=0x0) // Output compare 2 fast enable
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [7]OC1CE (def=0x0) // Output compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output compare 1 mode
    • [3]OC1PE (def=0x0) // Output compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x50000C18CCMR1_Input// capture/compare mode register 1 (input mode)

    • [12:15]IC2F (def=0x0) // Input capture 2 filter
    • [10:11]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [8:9]CC2S (def=0x0) // Capture/compare 2 selection
    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x50000C1CCCMR2_Output// capture/compare mode register 2 (output mode)

    • [24]OC4M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC3M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC4CE (def=0x0) // Output compare 4 clear enable
    • [12:14]OC4M (def=0x0) // Output compare 4 mode
    • [11]OC4PE (def=0x0) // Output compare 4 preload enable
    • [10]OC4FE (def=0x0) // Output compare 4 fast enable
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [7]OC3CE (def=0x0) // Output compare 3 clear enable
    • [4:6]OC3M (def=0x0) // Output compare 3 mode
    • [3]OC3PE (def=0x0) // Output compare 3 preload enable
    • [2]OC3FE (def=0x0) // Output compare 3 fast enable
    • [0:1]CC3S (def=0x0) // Capture/Compare 3 selection
  • 0x50000C1CCCMR2_Input// capture/compare mode register 2 (input mode)

    • [12:15]IC4F (def=0x0) // Input capture 4 filter
    • [10:11]IC4PSC (def=0x0) // Input capture 4 prescaler
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [4:7]IC3F (def=0x0) // Input capture 3 filter
    • [2:3]IC3PSC (def=0x0) // Input capture 3 prescaler
    • [0:1]CC3S (def=0x0) // Capture/Compare 3 selection
  • 0x50000C20CCER// capture/compare enable register

    • [15]CC4NP (def=0x0) // Capture/Compare 4 output Polarity
    • [13]CC4P (def=0x0) // Capture/Compare 3 output Polarity
    • [12]CC4E (def=0x0) // Capture/Compare 4 output enable
    • [11]CC3NP (def=0x0) // Capture/Compare 3 output Polarity
    • [9]CC3P (def=0x0) // Capture/Compare 3 output Polarity
    • [8]CC3E (def=0x0) // Capture/Compare 3 output enable
    • [7]CC2NP (def=0x0) // Capture/Compare 2 output Polarity
    • [5]CC2P (def=0x0) // Capture/Compare 2 output Polarity
    • [4]CC2E (def=0x0) // Capture/Compare 2 output enable
    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x50000C24CNT// counter

    • [16:30]CNT_H (def=0x0) // Most significant part counter value (on TIM2 and TIM5)
    • [0:15]CNT_L (def=0x0) // Least significant part of counter value
    • [31]CNT_bit31 (def=0x0) // Most significant bit of counter value (on TIM2 and TIM5)
  • 0x50000C28PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x50000C2CARR// auto-reload register

    • [16:31]ARR_H (def=0xFFFF) // High Auto-reload value (TIM2 only)
    • [0:15]ARR_L (def=0xFFFF) // Low Auto-reload value
  • 0x50000C34CCR1// capture/compare register 1

    • [16:31]CCR1_H (def=0x0) // High Capture/Compare 1 value (TIM2 only)
    • [0:15]CCR1_L (def=0x0) // Low Capture/Compare 1 value
  • 0x50000C38CCR2// capture/compare register 2

    • [16:31]CCR2_H (def=0x0) // High Capture/Compare 2 value (TIM2 only)
    • [0:15]CCR2_L (def=0x0) // Low Capture/Compare 2 value
  • 0x50000C3CCCR3// capture/compare register 3

    • [16:31]CCR3_H (def=0x0) // High Capture/Compare value (TIM2 only)
    • [0:15]CCR3_L (def=0x0) // Low Capture/Compare value
  • 0x50000C40CCR4// capture/compare register 4

    • [16:31]CCR4_H (def=0x0) // High Capture/Compare value (TIM2 only)
    • [0:15]CCR4_L (def=0x0) // Low Capture/Compare value
  • 0x50000C58ECR// DMA address for full transfer

    • [24:26]PWPRSC (def=0x0) // Pulse width prescaler
    • [16:23]PW (def=0x0) // Pulse width
    • [6:7]IPOS (def=0x0) // Index positioning
    • [5]FIDX (def=0x0) // First index
    • [1:2]IDIR (def=0x0) // Index direction
    • [0]IE (def=0x0) // Index enable
  • 0x50000C5CTISEL// timer input selection register

    • [24:27]TI4SEL (def=0x0) // Selects tim_ti4[0..15] input
    • [16:19]TI3SEL (def=0x0) // Selects tim_ti3[0..15] input
    • [8:11]TI2SEL (def=0x0) // Selects tim_ti2[0..15] input
    • [0:3]TI1SEL (def=0x0) // Selects tim_ti1[0..15] input
  • 0x50000C60AF1// alternate function register 1

    • [14:17]ETRSEL (def=0x0) // etr_in source selection
  • 0x50000C64AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // ocref_clr source selection
  • 0x50000FDCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x0) // DMA base address
  • 0x50000FE0DMAR// DMA address for full transfer

    • [0:31]ETRSEL (def=0x0) // DMA register for burst accesses
• 0x40001000TIM6// General-purpose-timers

  • 0x40001000CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering Enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x40001004CR2// control register 2

    • [4:6]MMS (def=0x0) // Master mode selection
  • 0x4000100CDIER// DMA/Interrupt enable register

    • [8]UDE (def=0x0) // UDE
    • [0]UIE (def=0x0) // UIE
  • 0x40001010SR// status register

    • [0]UIF (def=0x0) // UIF
  • 0x40001014EGR// event generation register

    • [0]UG (def=0x0) // UG
  • 0x40001024CNT// counter

    • [31]UIFCPY (def=0x0) // UIFCPY
    • [0:15]CNT (def=0x0) // CNT
  • 0x40001028PSC// prescaler

    • [0:15]PSC (def=0x0) // PSC
  • 0x4000102CARR// auto-reload register

    • [0:19]ARR (def=0xFFFF) // ARR
  interrupts:
  • [49] TIM6 // TIM6 global interrupt
• 0x50001000SEC_TIM6//

  • 0x50001000CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering Enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x50001004CR2// control register 2

    • [4:6]MMS (def=0x0) // Master mode selection
  • 0x5000100CDIER// DMA/Interrupt enable register

    • [8]UDE (def=0x0) // UDE
    • [0]UIE (def=0x0) // UIE
  • 0x50001010SR// status register

    • [0]UIF (def=0x0) // UIF
  • 0x50001014EGR// event generation register

    • [0]UG (def=0x0) // UG
  • 0x50001024CNT// counter

    • [31]UIFCPY (def=0x0) // UIFCPY
    • [0:15]CNT (def=0x0) // CNT
  • 0x50001028PSC// prescaler

    • [0:15]PSC (def=0x0) // PSC
  • 0x5000102CARR// auto-reload register

    • [0:19]ARR (def=0xFFFF) // ARR
• 0x40001400TIM7//

  • 0x40001400CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering Enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x40001404CR2// control register 2

    • [4:6]MMS (def=0x0) // Master mode selection
  • 0x4000140CDIER// DMA/Interrupt enable register

    • [8]UDE (def=0x0) // UDE
    • [0]UIE (def=0x0) // UIE
  • 0x40001410SR// status register

    • [0]UIF (def=0x0) // UIF
  • 0x40001414EGR// event generation register

    • [0]UG (def=0x0) // UG
  • 0x40001424CNT// counter

    • [31]UIFCPY (def=0x0) // UIFCPY
    • [0:15]CNT (def=0x0) // CNT
  • 0x40001428PSC// prescaler

    • [0:15]PSC (def=0x0) // PSC
  • 0x4000142CARR// auto-reload register

    • [0:19]ARR (def=0xFFFF) // ARR
  interrupts:
  • [50] TIM7 // TIM7 global interrupt
• 0x50001400SEC_TIM7//

  • 0x50001400CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering Enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x50001404CR2// control register 2

    • [4:6]MMS (def=0x0) // Master mode selection
  • 0x5000140CDIER// DMA/Interrupt enable register

    • [8]UDE (def=0x0) // UDE
    • [0]UIE (def=0x0) // UIE
  • 0x50001410SR// status register

    • [0]UIF (def=0x0) // UIF
  • 0x50001414EGR// event generation register

    • [0]UG (def=0x0) // UG
  • 0x50001424CNT// counter

    • [31]UIFCPY (def=0x0) // UIFCPY
    • [0:15]CNT (def=0x0) // CNT
  • 0x50001428PSC// prescaler

    • [0:15]PSC (def=0x0) // PSC
  • 0x5000142CARR// auto-reload register

    • [0:19]ARR (def=0xFFFF) // ARR
• 0x40013400TIM8//

  • 0x40013400CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [5:6]CMS (def=0x0) // Center-aligned mode selection
    • [4]DIR (def=0x0) // Direction
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x40013404CR2// control register 2

    • [25]MMS_3 (def=0x0) // Master mode selection 2
    • [20:23]MMS2 (def=0x0) // Master mode selection 2
    • [18]OIS6 (def=0x0) // Output Idle state 6
    • [16]OIS5 (def=0x0) // Output Idle state 5
    • [15]OIS4N (def=0x0) // Output Idle state 4 (OC5 output)
    • [14]OIS4 (def=0x0) // Output Idle state 4
    • [13]OIS3N (def=0x0) // Output Idle state 3
    • [12]OIS3 (def=0x0) // Output Idle state 3
    • [11]OIS2N (def=0x0) // Output Idle state 2
    • [10]OIS2 (def=0x0) // Output Idle state 2
    • [9]OIS1N (def=0x0) // Output Idle state 1
    • [8]OIS1 (def=0x0) // Output Idle state 1
    • [7]TI1S (def=0x0) // TI1 selection
    • [4:6]MMS0_2 (def=0x0) // Master mode selection
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
    • [2]CCUS (def=0x0) // Capture/compare control update selection
    • [0]CCPC (def=0x0) // Capture/compare preloaded control
  • 0x40013408SMCR// slave mode control register

    • [25]SMSPS (def=0x0) // SMS preload source
    • [24]SMSPE (def=0x0) // SMS preload enable
    • [20:21]TS4_3 (def=0x0) // Trigger selection
    • [16]SMS3_0 (def=0x0) // Slave mode selection
    • [15]ETP (def=0x0) // External trigger polarity
    • [14]ECE (def=0x0) // External clock enable
    • [12:13]ETPS (def=0x0) // External trigger prescaler
    • [8:11]ETF (def=0x0) // External trigger filter
    • [7]MSM (def=0x0) // Master/Slave mode
    • [4:6]TS (def=0x0) // Trigger selection
    • [3]OCCS (def=0x0) // OCREF clear selection
    • [0:2]SMS (def=0x0) // Slave mode selection
  • 0x4001340CDIER// DMA/Interrupt enable register

    • [23]TERRIE (def=0x0) // Transition error interrupt enable
    • [22]IERRIE (def=0x0) // Index error interrupt enable
    • [21]DIRIE (def=0x0) // Direction change interrupt enable
    • [20]IDXIE (def=0x0) // Index interrupt enable
    • [14]TDE (def=0x0) // Trigger DMA request enable
    • [13]COMDE (def=0x0) // COM DMA request enable
    • [12]CC4DE (def=0x0) // Capture/Compare 4 DMA request enable
    • [11]CC3DE (def=0x0) // Capture/Compare 3 DMA request enable
    • [10]CC2DE (def=0x0) // Capture/Compare 2 DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [7]BIE (def=0x0) // Break interrupt enable
    • [6]TIE (def=0x0) // Trigger interrupt enable
    • [5]COMIE (def=0x0) // COM interrupt enable
    • [4]CC4IE (def=0x0) // Capture/Compare 4 interrupt enable
    • [3]CC3IE (def=0x0) // Capture/Compare 3 interrupt enable
    • [2]CC2IE (def=0x0) // Capture/Compare 2 interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x40013410SR// status register

    • [23]TERRF (def=0x0) // Transition error interrupt flag
    • [22]IERRF (def=0x0) // Index error interrupt flag
    • [21]DIRF (def=0x0) // Direction change interrupt flag
    • [20]IDXF (def=0x0) // Index interrupt flag
    • [17]CC6IF (def=0x0) // Compare 6 interrupt flag
    • [16]CC5IF (def=0x0) // Compare 5 interrupt flag
    • [13]SBIF (def=0x0) // System Break interrupt flag
    • [12]CC4OF (def=0x0) // Capture/Compare 4 overcapture flag
    • [11]CC3OF (def=0x0) // Capture/Compare 3 overcapture flag
    • [10]CC2OF (def=0x0) // Capture/compare 2 overcapture flag
    • [9]CC1OF (def=0x0) // Capture/Compare 1 overcapture flag
    • [8]B2IF (def=0x0) // Break 2 interrupt flag
    • [7]BIF (def=0x0) // Break interrupt flag
    • [6]TIF (def=0x0) // Trigger interrupt flag
    • [5]COMIF (def=0x0) // COM interrupt flag
    • [4]CC4IF (def=0x0) // Capture/Compare 4 interrupt flag
    • [3]CC3IF (def=0x0) // Capture/Compare 3 interrupt flag
    • [2]CC2IF (def=0x0) // Capture/Compare 2 interrupt flag
    • [1]CC1IF (def=0x0) // Capture/compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x40013414EGR// event generation register

    • [8]B2G (def=0x0) // Break 2 generation
    • [7]BG (def=0x0) // Break generation
    • [6]TG (def=0x0) // Trigger generation
    • [5]COMG (def=0x0) // Capture/Compare control update generation
    • [4]CC4G (def=0x0) // Capture/compare 4 generation
    • [3]CC3G (def=0x0) // Capture/compare 3 generation
    • [2]CC2G (def=0x0) // Capture/compare 2 generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x40013418CCMR1_Output// capture/compare mode register 1 (output mode)

    • [24]OC2M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC1M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC2CE (def=0x0) // Output Compare 2 clear enable
    • [12:14]OC2M (def=0x0) // Output Compare 2 mode
    • [11]OC2PE (def=0x0) // Output Compare 2 preload enable
    • [10]OC2FE (def=0x0) // Output Compare 2 fast enable
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [7]OC1CE (def=0x0) // Output Compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output Compare 1 mode
    • [3]OC1PE (def=0x0) // Output Compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output Compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x40013418CCMR1_Input// capture/compare mode register 1 (input mode)

    • [12:15]IC2F (def=0x0) // Input capture 2 filter
    • [10:11]IC2PCS (def=0x0) // Input capture 2 prescaler
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]ICPCS (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x4001341CCCMR2_Output// capture/compare mode register 2 (output mode)

    • [24]OC4M_bit3 (def=0x0) // Output Compare 4 mode - bit 3
    • [16]OC3M_3 (def=0x0) // Output compare 3 mode
    • [15]OC4CE (def=0x0) // Output compare 4 clear enable
    • [12:14]OC4M_3_0 (def=0x0) // Output compare 4 mode
    • [11]OC4PE (def=0x0) // Output compare 4 preload enable
    • [10]OC4FE (def=0x0) // Output compare 4 fast enable
    • [8:9]CC4S_1_0 (def=0x0) // Capture/Compare 4 selection
    • [7]OC3CE (def=0x0) // Output compare 3 clear enable
    • [4:6]OC3M_2_0 (def=0x0) // Output compare 3 mode
    • [3]OC3PE (def=0x0) // Output compare 3 preload enable
    • [2]OC3FE (def=0x0) // Output compare 3 fast enable
    • [0:1]CC3S_1_0 (def=0x0) // Capture/Compare 3 selection
  • 0x4001341CCCMR2_Input// capture/compare mode register 2 (input mode)

    • [12:15]IC4F (def=0x0) // Input capture 4 filter
    • [10:11]IC4PSC (def=0x0) // Input capture 4 prescaler
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [4:7]IC3F (def=0x0) // Input capture 3 filter
    • [2:3]IC3PSC (def=0x0) // Input capture 3 prescaler
    • [0:1]CC3S (def=0x0) // Capture/compare 3 selection
  • 0x40013420CCER// capture/compare enable register

    • [21]CC6P (def=0x0) // Capture/Compare 6 output polarity
    • [20]CC6E (def=0x0) // Capture/Compare 6 output enable
    • [17]CC5P (def=0x0) // Capture/Compare 5 output polarity
    • [16]CC5E (def=0x0) // Capture/Compare 5 output enable
    • [15]CC4NP (def=0x0) // Capture/Compare 4 complementary output polarity
    • [13]CC4P (def=0x0) // Capture/Compare 3 output Polarity
    • [12]CC4E (def=0x0) // Capture/Compare 4 output enable
    • [11]CC3NP (def=0x0) // Capture/Compare 3 output Polarity
    • [10]CC3NE (def=0x0) // Capture/Compare 3 complementary output enable
    • [9]CC3P (def=0x0) // Capture/Compare 3 output Polarity
    • [8]CC3E (def=0x0) // Capture/Compare 3 output enable
    • [7]CC2NP (def=0x0) // Capture/Compare 2 output Polarity
    • [6]CC2NE (def=0x0) // Capture/Compare 2 complementary output enable
    • [5]CC2P (def=0x0) // Capture/Compare 2 output Polarity
    • [4]CC2E (def=0x0) // Capture/Compare 2 output enable
    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [2]CC1NE (def=0x0) // Capture/Compare 1 complementary output enable
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x40013424CNT// counter

    • [31]UIFCPY (def=0x0) // UIF copy
    • [0:15]CNT (def=0x0) // counter value
  • 0x40013428PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x4001342CARR// auto-reload register

    • [0:19]ARR (def=0xFFFF) // Auto-reload value
  • 0x40013430RCR// repetition counter register

    • [0:15]REP (def=0x0) // Repetition counter value
  • 0x40013434CCR1// capture/compare register 1

    • [0:19]CCR1 (def=0x0) // Capture/Compare 1 value
  • 0x40013438CCR2// capture/compare register 2

    • [0:19]CCR2 (def=0x0) // Capture/Compare 2 value
  • 0x4001343CCCR3// capture/compare register 3

    • [0:19]CCR3 (def=0x0) // Capture/Compare value
  • 0x40013440CCR4// capture/compare register 4

    • [0:19]CCR4 (def=0x0) // Capture/Compare value
  • 0x40013444BDTR// break and dead-time register

    • [29]BK2BID (def=0x0) // Break2 bidirectional
    • [28]BKBID (def=0x0) // Break Bidirectional
    • [27]BK2DSRAM (def=0x0) // Break2 Disarm
    • [26]BKDSRM (def=0x0) // Break Disarm
    • [25]BK2P (def=0x0) // Break 2 polarity
    • [24]BK2E (def=0x0) // Break 2 enable
    • [20:23]BK2F (def=0x0) // Break 2 filter
    • [16:19]BKF (def=0x0) // Break filter
    • [15]MOE (def=0x0) // Main output enable
    • [14]AOE (def=0x0) // Automatic output enable
    • [13]BKP (def=0x0) // Break polarity
    • [12]BKE (def=0x0) // Break enable
    • [11]OSSR (def=0x0) // Off-state selection for Run mode
    • [10]OSSI (def=0x0) // Off-state selection for Idle mode
    • [8:9]LOCK (def=0x0) // Lock configuration
    • [0:7]DTG (def=0x0) // Dead-time generator setup
  • 0x40013448CCR5// alternate function register 2

    • [0:19]CCR5 (def=0x0) // CCR5
    • [29]GC5C1 (def=0x0) // GC5C1
    • [30]GC5C2 (def=0x0) // GC5C2
    • [31]GC5C3 (def=0x0) // GC5C3
  • 0x4001344CCCR6// alternate function register 2

    • [0:19]CCR6 (def=0x0) // CCR6
  • 0x40013450CCMR3// capture/compare mode register 3

    • [2]OC5FE (def=0x0) // Output compare 5 fast enable
    • [3]OC5PE (def=0x0) // Output compare 5 preload enable
    • [4:6]OC5M1 (def=0x0) // Output compare 5 mode
    • [7]OC5CE (def=0x0) // Output compare 5 clear enable
    • [10]OC6FE (def=0x0) // Output compare 6 fast enable
    • [11]OC6PE (def=0x0) // Output compare 6 preload enable
    • [12:14]OC6M1 (def=0x0) // Output compare 6 mode
    • [15]OC6CE (def=0x0) // Output compare 6 clear enable
    • [16]OC5M2 (def=0x0) // Output compare 5 mode
    • [24]OC6M (def=0x0) // Output compare 6 mode
  • 0x40013454DTR2// deadtime register 2

    • [17]DTPE (def=0x0) // Deadtime preload enable
    • [16]DTAE (def=0x0) // Deadtime asymmetric enable
    • [0:7]DTGF (def=0x0) // Dead-time falling edge generator setup
  • 0x40013458ECR// encoder control register

    • [24:26]PWPRSC (def=0x0) // Pulse width prescaler
    • [16:23]PW (def=0x0) // Pulse width
    • [6:7]IPOS (def=0x0) // Index positioning
    • [5]FIDX (def=0x0) // First index
    • [1:2]IDIR (def=0x0) // Index direction
    • [0]IE (def=0x0) // Index enable
  • 0x4001345CTISEL// timer input selection register

    • [24:27]TI4SEL (def=0x0) // Selects tim_ti4[0..15] input
    • [16:19]TI3SEL (def=0x0) // Selects tim_ti3[0..15] input
    • [8:11]TI2SEL (def=0x0) // Selects tim_ti3[0..15] input
    • [0:3]TI1SEL (def=0x0) // Selects tim_ti3[0..15] input
  • 0x40013460AF1// alternate function option register 1

    • [14:17]ETRSEL (def=0x0) // ETR source selection
    • [13]BKCMP4P (def=0x0) // tim_brk_cmp4 input polarity
    • [12]BKCMP3P (def=0x0) // tim_brk_cmp3 input polarity
    • [11]BKCMP2P (def=0x0) // BRK COMP2 input polarity
    • [10]BKCMP1P (def=0x0) // BRK COMP1 input polarity
    • [9]BKINP (def=0x0) // TIMx_BKIN input polarity
    • [8]BKCMP8E (def=0x0) // tim_brk_cmp8 enable
    • [7]BKCMP7E (def=0x0) // tim_brk_cmp7 enable
    • [6]BKCMP6E (def=0x0) // tim_brk_cmp6 enable
    • [5]BKCMP5E (def=0x0) // tim_brk_cmp5 enable
    • [4]BKCMP4E (def=0x0) // tim_brk_cmp4 enable
    • [3]BKCMP3E (def=0x0) // tim_brk_cmp3 enable
    • [2]BKCMP2E (def=0x0) // BRK COMP2 enable
    • [1]BKCMP1E (def=0x0) // BRK COMP1 enable
    • [0]BKINE (def=0x1) // BRK BKIN input enable
  • 0x40013464AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // ocref_clr source selection
    • [13]BK2CMP4P (def=0x0) // tim_brk2_cmp4 input polarity
    • [12]BK2CMP3P (def=0x0) // tim_brk2_cmp3 input polarity
    • [11]BK2CMP2P (def=0x0) // tim_brk2_cmp2 input polarity
    • [10]BK2CMP1P (def=0x0) // tim_brk2_cmp1 input polarity
    • [9]BK2INP (def=0x0) // TIMx_BKIN2 input polarity
    • [8]BK2CMP8E (def=0x0) // tim_brk2_cmp8 enable
    • [7]BK2CMP7E (def=0x0) // tim_brk2_cmp7 enable
    • [6]BK2CMP6E (def=0x0) // tim_brk2_cmp6 enable
    • [5]BK2CMP5E (def=0x0) // tim_brk2_cmp5 enable
    • [4]BK2CMP4E (def=0x0) // tim_brk2_cmp4 enable
    • [3]BK2CMP3E (def=0x0) // tim_brk2_cmp3 enable
    • [2]BK2CMP2E (def=0x0) // BRK2 COMP2 enable
    • [1]BK2CMP1E (def=0x0) // BRK2 COMP1 enable
    • [0]BK2INE (def=0x1) // BRK2 BKIN input enable
  • 0x400137DCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x0) // DMA base address
  • 0x400137E0DMAR// DMA address for full transfer

    • [0:31]DMAB (def=0x0) // DMA register for burst accesses
  interrupts:
  • [41] TIM8_BRK // TIM8 Break Interrupt
  • [42] TIM8_UP // TIM8 Update Interrupt
  • [43] TIM8_TRG_COM // TIM8 Trigger and Commutation Interrupt
  • [44] TIM8_CC // TIM8 Capture Compare Interrupt
• 0x50013400SEC_TIM8//

  • 0x50013400CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [5:6]CMS (def=0x0) // Center-aligned mode selection
    • [4]DIR (def=0x0) // Direction
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x50013404CR2// control register 2

    • [25]MMS_3 (def=0x0) // Master mode selection 2
    • [20:23]MMS2 (def=0x0) // Master mode selection 2
    • [18]OIS6 (def=0x0) // Output Idle state 6
    • [16]OIS5 (def=0x0) // Output Idle state 5
    • [15]OIS4N (def=0x0) // Output Idle state 4 (OC5 output)
    • [14]OIS4 (def=0x0) // Output Idle state 4
    • [13]OIS3N (def=0x0) // Output Idle state 3
    • [12]OIS3 (def=0x0) // Output Idle state 3
    • [11]OIS2N (def=0x0) // Output Idle state 2
    • [10]OIS2 (def=0x0) // Output Idle state 2
    • [9]OIS1N (def=0x0) // Output Idle state 1
    • [8]OIS1 (def=0x0) // Output Idle state 1
    • [7]TI1S (def=0x0) // TI1 selection
    • [4:6]MMS0_2 (def=0x0) // Master mode selection
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
    • [2]CCUS (def=0x0) // Capture/compare control update selection
    • [0]CCPC (def=0x0) // Capture/compare preloaded control
  • 0x50013408SMCR// slave mode control register

    • [25]SMSPS (def=0x0) // SMS preload source
    • [24]SMSPE (def=0x0) // SMS preload enable
    • [20:21]TS4_3 (def=0x0) // Trigger selection
    • [16]SMS3_0 (def=0x0) // Slave mode selection
    • [15]ETP (def=0x0) // External trigger polarity
    • [14]ECE (def=0x0) // External clock enable
    • [12:13]ETPS (def=0x0) // External trigger prescaler
    • [8:11]ETF (def=0x0) // External trigger filter
    • [7]MSM (def=0x0) // Master/Slave mode
    • [4:6]TS (def=0x0) // Trigger selection
    • [3]OCCS (def=0x0) // OCREF clear selection
    • [0:2]SMS (def=0x0) // Slave mode selection
  • 0x5001340CDIER// DMA/Interrupt enable register

    • [23]TERRIE (def=0x0) // Transition error interrupt enable
    • [22]IERRIE (def=0x0) // Index error interrupt enable
    • [21]DIRIE (def=0x0) // Direction change interrupt enable
    • [20]IDXIE (def=0x0) // Index interrupt enable
    • [14]TDE (def=0x0) // Trigger DMA request enable
    • [13]COMDE (def=0x0) // COM DMA request enable
    • [12]CC4DE (def=0x0) // Capture/Compare 4 DMA request enable
    • [11]CC3DE (def=0x0) // Capture/Compare 3 DMA request enable
    • [10]CC2DE (def=0x0) // Capture/Compare 2 DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [7]BIE (def=0x0) // Break interrupt enable
    • [6]TIE (def=0x0) // Trigger interrupt enable
    • [5]COMIE (def=0x0) // COM interrupt enable
    • [4]CC4IE (def=0x0) // Capture/Compare 4 interrupt enable
    • [3]CC3IE (def=0x0) // Capture/Compare 3 interrupt enable
    • [2]CC2IE (def=0x0) // Capture/Compare 2 interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x50013410SR// status register

    • [23]TERRF (def=0x0) // Transition error interrupt flag
    • [22]IERRF (def=0x0) // Index error interrupt flag
    • [21]DIRF (def=0x0) // Direction change interrupt flag
    • [20]IDXF (def=0x0) // Index interrupt flag
    • [17]CC6IF (def=0x0) // Compare 6 interrupt flag
    • [16]CC5IF (def=0x0) // Compare 5 interrupt flag
    • [13]SBIF (def=0x0) // System Break interrupt flag
    • [12]CC4OF (def=0x0) // Capture/Compare 4 overcapture flag
    • [11]CC3OF (def=0x0) // Capture/Compare 3 overcapture flag
    • [10]CC2OF (def=0x0) // Capture/compare 2 overcapture flag
    • [9]CC1OF (def=0x0) // Capture/Compare 1 overcapture flag
    • [8]B2IF (def=0x0) // Break 2 interrupt flag
    • [7]BIF (def=0x0) // Break interrupt flag
    • [6]TIF (def=0x0) // Trigger interrupt flag
    • [5]COMIF (def=0x0) // COM interrupt flag
    • [4]CC4IF (def=0x0) // Capture/Compare 4 interrupt flag
    • [3]CC3IF (def=0x0) // Capture/Compare 3 interrupt flag
    • [2]CC2IF (def=0x0) // Capture/Compare 2 interrupt flag
    • [1]CC1IF (def=0x0) // Capture/compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x50013414EGR// event generation register

    • [8]B2G (def=0x0) // Break 2 generation
    • [7]BG (def=0x0) // Break generation
    • [6]TG (def=0x0) // Trigger generation
    • [5]COMG (def=0x0) // Capture/Compare control update generation
    • [4]CC4G (def=0x0) // Capture/compare 4 generation
    • [3]CC3G (def=0x0) // Capture/compare 3 generation
    • [2]CC2G (def=0x0) // Capture/compare 2 generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x50013418CCMR1_Output// capture/compare mode register 1 (output mode)

    • [24]OC2M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC1M_bit3 (def=0x0) // Output Compare 1 mode - bit 3
    • [15]OC2CE (def=0x0) // Output Compare 2 clear enable
    • [12:14]OC2M (def=0x0) // Output Compare 2 mode
    • [11]OC2PE (def=0x0) // Output Compare 2 preload enable
    • [10]OC2FE (def=0x0) // Output Compare 2 fast enable
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [7]OC1CE (def=0x0) // Output Compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output Compare 1 mode
    • [3]OC1PE (def=0x0) // Output Compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output Compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x50013418CCMR1_Input// capture/compare mode register 1 (input mode)

    • [12:15]IC2F (def=0x0) // Input capture 2 filter
    • [10:11]IC2PCS (def=0x0) // Input capture 2 prescaler
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]ICPCS (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x5001341CCCMR2_Output// capture/compare mode register 2 (output mode)

    • [24]OC4M_bit3 (def=0x0) // Output Compare 4 mode - bit 3
    • [16]OC3M_3 (def=0x0) // Output compare 3 mode
    • [15]OC4CE (def=0x0) // Output compare 4 clear enable
    • [12:14]OC4M_3_0 (def=0x0) // Output compare 4 mode
    • [11]OC4PE (def=0x0) // Output compare 4 preload enable
    • [10]OC4FE (def=0x0) // Output compare 4 fast enable
    • [8:9]CC4S_1_0 (def=0x0) // Capture/Compare 4 selection
    • [7]OC3CE (def=0x0) // Output compare 3 clear enable
    • [4:6]OC3M_2_0 (def=0x0) // Output compare 3 mode
    • [3]OC3PE (def=0x0) // Output compare 3 preload enable
    • [2]OC3FE (def=0x0) // Output compare 3 fast enable
    • [0:1]CC3S_1_0 (def=0x0) // Capture/Compare 3 selection
  • 0x5001341CCCMR2_Input// capture/compare mode register 2 (input mode)

    • [12:15]IC4F (def=0x0) // Input capture 4 filter
    • [10:11]IC4PSC (def=0x0) // Input capture 4 prescaler
    • [8:9]CC4S (def=0x0) // Capture/Compare 4 selection
    • [4:7]IC3F (def=0x0) // Input capture 3 filter
    • [2:3]IC3PSC (def=0x0) // Input capture 3 prescaler
    • [0:1]CC3S (def=0x0) // Capture/compare 3 selection
  • 0x50013420CCER// capture/compare enable register

    • [21]CC6P (def=0x0) // Capture/Compare 6 output polarity
    • [20]CC6E (def=0x0) // Capture/Compare 6 output enable
    • [17]CC5P (def=0x0) // Capture/Compare 5 output polarity
    • [16]CC5E (def=0x0) // Capture/Compare 5 output enable
    • [15]CC4NP (def=0x0) // Capture/Compare 4 complementary output polarity
    • [13]CC4P (def=0x0) // Capture/Compare 3 output Polarity
    • [12]CC4E (def=0x0) // Capture/Compare 4 output enable
    • [11]CC3NP (def=0x0) // Capture/Compare 3 output Polarity
    • [10]CC3NE (def=0x0) // Capture/Compare 3 complementary output enable
    • [9]CC3P (def=0x0) // Capture/Compare 3 output Polarity
    • [8]CC3E (def=0x0) // Capture/Compare 3 output enable
    • [7]CC2NP (def=0x0) // Capture/Compare 2 output Polarity
    • [6]CC2NE (def=0x0) // Capture/Compare 2 complementary output enable
    • [5]CC2P (def=0x0) // Capture/Compare 2 output Polarity
    • [4]CC2E (def=0x0) // Capture/Compare 2 output enable
    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [2]CC1NE (def=0x0) // Capture/Compare 1 complementary output enable
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x50013424CNT// counter

    • [31]UIFCPY (def=0x0) // UIF copy
    • [0:15]CNT (def=0x0) // counter value
  • 0x50013428PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x5001342CARR// auto-reload register

    • [0:19]ARR (def=0xFFFF) // Auto-reload value
  • 0x50013430RCR// repetition counter register

    • [0:15]REP (def=0x0) // Repetition counter value
  • 0x50013434CCR1// capture/compare register 1

    • [0:19]CCR1 (def=0x0) // Capture/Compare 1 value
  • 0x50013438CCR2// capture/compare register 2

    • [0:19]CCR2 (def=0x0) // Capture/Compare 2 value
  • 0x5001343CCCR3// capture/compare register 3

    • [0:19]CCR3 (def=0x0) // Capture/Compare value
  • 0x50013440CCR4// capture/compare register 4

    • [0:19]CCR4 (def=0x0) // Capture/Compare value
  • 0x50013444BDTR// break and dead-time register

    • [29]BK2BID (def=0x0) // Break2 bidirectional
    • [28]BKBID (def=0x0) // Break Bidirectional
    • [27]BK2DSRAM (def=0x0) // Break2 Disarm
    • [26]BKDSRM (def=0x0) // Break Disarm
    • [25]BK2P (def=0x0) // Break 2 polarity
    • [24]BK2E (def=0x0) // Break 2 enable
    • [20:23]BK2F (def=0x0) // Break 2 filter
    • [16:19]BKF (def=0x0) // Break filter
    • [15]MOE (def=0x0) // Main output enable
    • [14]AOE (def=0x0) // Automatic output enable
    • [13]BKP (def=0x0) // Break polarity
    • [12]BKE (def=0x0) // Break enable
    • [11]OSSR (def=0x0) // Off-state selection for Run mode
    • [10]OSSI (def=0x0) // Off-state selection for Idle mode
    • [8:9]LOCK (def=0x0) // Lock configuration
    • [0:7]DTG (def=0x0) // Dead-time generator setup
  • 0x50013448CCR5// alternate function register 2

    • [0:19]CCR5 (def=0x0) // CCR5
    • [29]GC5C1 (def=0x0) // GC5C1
    • [30]GC5C2 (def=0x0) // GC5C2
    • [31]GC5C3 (def=0x0) // GC5C3
  • 0x5001344CCCR6// alternate function register 2

    • [0:19]CCR6 (def=0x0) // CCR6
  • 0x50013450CCMR3// capture/compare mode register 3

    • [2]OC5FE (def=0x0) // Output compare 5 fast enable
    • [3]OC5PE (def=0x0) // Output compare 5 preload enable
    • [4:6]OC5M1 (def=0x0) // Output compare 5 mode
    • [7]OC5CE (def=0x0) // Output compare 5 clear enable
    • [10]OC6FE (def=0x0) // Output compare 6 fast enable
    • [11]OC6PE (def=0x0) // Output compare 6 preload enable
    • [12:14]OC6M1 (def=0x0) // Output compare 6 mode
    • [15]OC6CE (def=0x0) // Output compare 6 clear enable
    • [16]OC5M2 (def=0x0) // Output compare 5 mode
    • [24]OC6M (def=0x0) // Output compare 6 mode
  • 0x50013454DTR2// deadtime register 2

    • [17]DTPE (def=0x0) // Deadtime preload enable
    • [16]DTAE (def=0x0) // Deadtime asymmetric enable
    • [0:7]DTGF (def=0x0) // Dead-time falling edge generator setup
  • 0x50013458ECR// encoder control register

    • [24:26]PWPRSC (def=0x0) // Pulse width prescaler
    • [16:23]PW (def=0x0) // Pulse width
    • [6:7]IPOS (def=0x0) // Index positioning
    • [5]FIDX (def=0x0) // First index
    • [1:2]IDIR (def=0x0) // Index direction
    • [0]IE (def=0x0) // Index enable
  • 0x5001345CTISEL// timer input selection register

    • [24:27]TI4SEL (def=0x0) // Selects tim_ti4[0..15] input
    • [16:19]TI3SEL (def=0x0) // Selects tim_ti3[0..15] input
    • [8:11]TI2SEL (def=0x0) // Selects tim_ti3[0..15] input
    • [0:3]TI1SEL (def=0x0) // Selects tim_ti3[0..15] input
  • 0x50013460AF1// alternate function option register 1

    • [14:17]ETRSEL (def=0x0) // ETR source selection
    • [13]BKCMP4P (def=0x0) // tim_brk_cmp4 input polarity
    • [12]BKCMP3P (def=0x0) // tim_brk_cmp3 input polarity
    • [11]BKCMP2P (def=0x0) // BRK COMP2 input polarity
    • [10]BKCMP1P (def=0x0) // BRK COMP1 input polarity
    • [9]BKINP (def=0x0) // TIMx_BKIN input polarity
    • [8]BKCMP8E (def=0x0) // tim_brk_cmp8 enable
    • [7]BKCMP7E (def=0x0) // tim_brk_cmp7 enable
    • [6]BKCMP6E (def=0x0) // tim_brk_cmp6 enable
    • [5]BKCMP5E (def=0x0) // tim_brk_cmp5 enable
    • [4]BKCMP4E (def=0x0) // tim_brk_cmp4 enable
    • [3]BKCMP3E (def=0x0) // tim_brk_cmp3 enable
    • [2]BKCMP2E (def=0x0) // BRK COMP2 enable
    • [1]BKCMP1E (def=0x0) // BRK COMP1 enable
    • [0]BKINE (def=0x1) // BRK BKIN input enable
  • 0x50013464AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // ocref_clr source selection
    • [13]BK2CMP4P (def=0x0) // tim_brk2_cmp4 input polarity
    • [12]BK2CMP3P (def=0x0) // tim_brk2_cmp3 input polarity
    • [11]BK2CMP2P (def=0x0) // tim_brk2_cmp2 input polarity
    • [10]BK2CMP1P (def=0x0) // tim_brk2_cmp1 input polarity
    • [9]BK2INP (def=0x0) // TIMx_BKIN2 input polarity
    • [8]BK2CMP8E (def=0x0) // tim_brk2_cmp8 enable
    • [7]BK2CMP7E (def=0x0) // tim_brk2_cmp7 enable
    • [6]BK2CMP6E (def=0x0) // tim_brk2_cmp6 enable
    • [5]BK2CMP5E (def=0x0) // tim_brk2_cmp5 enable
    • [4]BK2CMP4E (def=0x0) // tim_brk2_cmp4 enable
    • [3]BK2CMP3E (def=0x0) // tim_brk2_cmp3 enable
    • [2]BK2CMP2E (def=0x0) // BRK2 COMP2 enable
    • [1]BK2CMP1E (def=0x0) // BRK2 COMP1 enable
    • [0]BK2INE (def=0x1) // BRK2 BKIN input enable
  • 0x500137DCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x0) // DMA base address
  • 0x500137E0DMAR// DMA address for full transfer

    • [0:31]DMAB (def=0x0) // DMA register for burst accesses
• 0x40014000TIM15// General purpose timers

  • 0x40014000CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x40014004CR2// control register 2

    • [10]OIS2 (def=0x0) // Output idle state 2 (OC2 output)
    • [9]OIS1N (def=0x0) // Output Idle state 1
    • [8]OIS1 (def=0x0) // Output Idle state 1
    • [7]TI1S (def=0x0) // TI1 selection
    • [4:5]MMS (def=0x0) // Master mode selection
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
    • [2]CCUS (def=0x0) // Capture/compare control update selection
    • [0]CCPC (def=0x0) // Capture/compare preloaded control
  • 0x40014008SMCR// slave mode control register

    • [20:21]TS_4_3 (def=0x0) // Trigger selection
    • [16]SMS_3 (def=0x0) // Slave mode selection
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [7]MSM (def=0x0) // Master/slave mode
    • [4:6]TS_2_0 (def=0x0) // Trigger selection
    • [0:2]SMS (def=0x0) // Slave mode selection
  • 0x4001400CDIER// DMA/Interrupt enable register

    • [14]TDE (def=0x0) // Trigger DMA request enable
    • [13]COMDE (def=0x0) // COM DMA request enable
    • [10]CC2DE (def=0x0) // Capture/Compare 2 DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [7]BIE (def=0x0) // Break interrupt enable
    • [6]TIE (def=0x0) // Trigger interrupt enable
    • [5]COMIE (def=0x0) // COM interrupt enable
    • [2]CC2IE (def=0x0) // Capture/Compare 2 interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x40014010SR// status register

    • [10]CC2OF (def=0x0) // Capture/Compare 2 overcapture flag
    • [9]CC1OF (def=0x0) // Capture/Compare 1 overcapture flag
    • [7]BIF (def=0x0) // Break interrupt flag
    • [6]TIF (def=0x0) // Trigger interrupt flag
    • [5]COMIF (def=0x0) // COM interrupt flag
    • [2]CC2IF (def=0x0) // Capture/Compare 2 interrupt flag
    • [1]CC1IF (def=0x0) // Capture/compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x40014014EGR// event generation register

    • [7]BG (def=0x0) // Break generation
    • [6]TG (def=0x0) // Trigger generation
    • [5]COMG (def=0x0) // Capture/Compare control update generation
    • [2]CC2G (def=0x0) // Capture/Compare 2 generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x40014018CCMR1_Output// capture/compare mode register (output mode)

    • [24]OC2M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC1M_bit3 (def=0x0) // Output Compare 1 mode
    • [12:14]OC2M (def=0x0) // Output Compare 2 mode
    • [11]OC2PE (def=0x0) // Output Compare 2 preload enable
    • [10]OC2FE (def=0x0) // Output compare 2 fast enable
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [7]OC1CE (def=0x0) // Output compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output Compare 1 mode
    • [3]OC1PE (def=0x0) // Output Compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output Compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x40014018CCMR1_Input// capture/compare mode register 1 (input mode)

    • [12:15]IC2F (def=0x0) // Input capture 2 filter
    • [10:11]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x40014020CCER// capture/compare enable register

    • [7]CC2NP (def=0x0) // Capture/Compare 2 complementary output polarity
    • [5]CC2P (def=0x0) // Capture/Compare 2 output polarity
    • [4]CC2E (def=0x0) // Capture/Compare 2 output enable
    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [2]CC1NE (def=0x0) // Capture/Compare 1 complementary output enable
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x40014024CNT// counter

    • [31]UIFCPY (def=0x0) // UIF Copy
    • [0:15]CNT (def=0x0) // counter value
  • 0x40014028PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x4001402CARR// auto-reload register

    • [0:19]ARR (def=0xFFFF) // Auto-reload value
  • 0x40014030RCR// repetition counter register

    • [0:7]REP (def=0x0) // Repetition counter value
  • 0x40014034CCR1// capture/compare register 1

    • [0:19]CCR1 (def=0x0) // Capture/Compare 1 value
  • 0x40014038CCR2// capture/compare register 2

    • [0:19]CCR2 (def=0x0) // Capture/Compare 2 value
  • 0x40014044BDTR// break and dead-time register

    • [28]BKBID (def=0x0) // Break Bidirectional
    • [26]BKDSRM (def=0x0) // Break Disarm
    • [16:19]BKF (def=0x0) // Break filter
    • [15]MOE (def=0x0) // Main output enable
    • [14]AOE (def=0x0) // Automatic output enable
    • [13]BKP (def=0x0) // Break polarity
    • [12]BKE (def=0x0) // Break enable
    • [11]OSSR (def=0x0) // Off-state selection for Run mode
    • [10]OSSI (def=0x0) // Off-state selection for Idle mode
    • [8:9]LOCK (def=0x0) // Lock configuration
    • [0:7]DTG (def=0x0) // Dead-time generator setup
  • 0x40014054DTR2// timer deadtime register 2

    • [17]DTPE (def=0x0) // Deadtime preload enable
    • [16]DTAE (def=0x0) // Deadtime asymmetric enable
    • [0:7]DTGF (def=0x0) // Dead-time falling edge generator setup
  • 0x4001405CTISEL// input selection register

    • [8:11]TI2SEL (def=0x0) // selects tim_ti2_in[0..15] input
    • [0:3]TI1SEL (def=0x0) // selects tim_ti1_in[0..15] input
  • 0x40014060AF1// alternate function register 1

    • [13]BKCMP4P (def=0x0) // tim_brk_cmp4 input polarity
    • [12]BKCMP3P (def=0x0) // tim_brk_cmp3 input polarity
    • [11]BKCMP2P (def=0x0) // tim_brk_cmp2 input polarity
    • [10]BKCMP1P (def=0x0) // tim_brk_cmp1 input polarity
    • [9]BKINP (def=0x0) // TIMx_BKIN input polarity
    • [7]BKCMP7E (def=0x0) // tim_brk_cmp7 enable
    • [6]BKCMP6E (def=0x0) // tim_brk_cmp6 enable
    • [5]BKCMP5E (def=0x0) // tim_brk_cmp5 enable
    • [4]BKCMP4E (def=0x0) // tim_brk_cmp4 enable
    • [3]BKCMP3E (def=0x0) // tim_brk_cmp3 enable
    • [2]BKCMP2E (def=0x0) // tim_brk_cmp2 enable
    • [1]BKCMP1E (def=0x0) // tim_brk_cmp1 enable
    • [0]BKINE (def=0x0) // TIMx_BKIN input enable
  • 0x40014064AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // ocref_clr source selection
  • 0x400143DCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x0) // DMA base address
  • 0x400143E0DMAR// DMA address for full transfer

    • [0:31]DMAB (def=0x0) // DMA register for burst accesses
  interrupts:
  • [6] TIM15 // TIM15 global interrupt
• 0x50014000SEC_TIM15//

  • 0x50014000CR1// control register 1

    • [12]DITHEN (def=0x0) // Dithering enable
    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [3]OPM (def=0x0) // One-pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x50014004CR2// control register 2

    • [10]OIS2 (def=0x0) // Output idle state 2 (OC2 output)
    • [9]OIS1N (def=0x0) // Output Idle state 1
    • [8]OIS1 (def=0x0) // Output Idle state 1
    • [7]TI1S (def=0x0) // TI1 selection
    • [4:5]MMS (def=0x0) // Master mode selection
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
    • [2]CCUS (def=0x0) // Capture/compare control update selection
    • [0]CCPC (def=0x0) // Capture/compare preloaded control
  • 0x50014008SMCR// slave mode control register

    • [20:21]TS_4_3 (def=0x0) // Trigger selection
    • [16]SMS_3 (def=0x0) // Slave mode selection
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [7]MSM (def=0x0) // Master/slave mode
    • [4:6]TS_2_0 (def=0x0) // Trigger selection
    • [0:2]SMS (def=0x0) // Slave mode selection
  • 0x5001400CDIER// DMA/Interrupt enable register

    • [14]TDE (def=0x0) // Trigger DMA request enable
    • [13]COMDE (def=0x0) // COM DMA request enable
    • [10]CC2DE (def=0x0) // Capture/Compare 2 DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [7]BIE (def=0x0) // Break interrupt enable
    • [6]TIE (def=0x0) // Trigger interrupt enable
    • [5]COMIE (def=0x0) // COM interrupt enable
    • [2]CC2IE (def=0x0) // Capture/Compare 2 interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x50014010SR// status register

    • [10]CC2OF (def=0x0) // Capture/Compare 2 overcapture flag
    • [9]CC1OF (def=0x0) // Capture/Compare 1 overcapture flag
    • [7]BIF (def=0x0) // Break interrupt flag
    • [6]TIF (def=0x0) // Trigger interrupt flag
    • [5]COMIF (def=0x0) // COM interrupt flag
    • [2]CC2IF (def=0x0) // Capture/Compare 2 interrupt flag
    • [1]CC1IF (def=0x0) // Capture/compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x50014014EGR// event generation register

    • [7]BG (def=0x0) // Break generation
    • [6]TG (def=0x0) // Trigger generation
    • [5]COMG (def=0x0) // Capture/Compare control update generation
    • [2]CC2G (def=0x0) // Capture/Compare 2 generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x50014018CCMR1_Output// capture/compare mode register (output mode)

    • [24]OC2M_bit3 (def=0x0) // Output Compare 2 mode - bit 3
    • [16]OC1M_bit3 (def=0x0) // Output Compare 1 mode
    • [12:14]OC2M (def=0x0) // Output Compare 2 mode
    • [11]OC2PE (def=0x0) // Output Compare 2 preload enable
    • [10]OC2FE (def=0x0) // Output compare 2 fast enable
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [7]OC1CE (def=0x0) // Output compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output Compare 1 mode
    • [3]OC1PE (def=0x0) // Output Compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output Compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x50014018CCMR1_Input// capture/compare mode register 1 (input mode)

    • [12:15]IC2F (def=0x0) // Input capture 2 filter
    • [10:11]IC2PSC (def=0x0) // Input capture 2 prescaler
    • [8:9]CC2S (def=0x0) // Capture/Compare 2 selection
    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x50014020CCER// capture/compare enable register

    • [7]CC2NP (def=0x0) // Capture/Compare 2 complementary output polarity
    • [5]CC2P (def=0x0) // Capture/Compare 2 output polarity
    • [4]CC2E (def=0x0) // Capture/Compare 2 output enable
    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [2]CC1NE (def=0x0) // Capture/Compare 1 complementary output enable
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x50014024CNT// counter

    • [31]UIFCPY (def=0x0) // UIF Copy
    • [0:15]CNT (def=0x0) // counter value
  • 0x50014028PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x5001402CARR// auto-reload register

    • [0:19]ARR (def=0xFFFF) // Auto-reload value
  • 0x50014030RCR// repetition counter register

    • [0:7]REP (def=0x0) // Repetition counter value
  • 0x50014034CCR1// capture/compare register 1

    • [0:19]CCR1 (def=0x0) // Capture/Compare 1 value
  • 0x50014038CCR2// capture/compare register 2

    • [0:19]CCR2 (def=0x0) // Capture/Compare 2 value
  • 0x50014044BDTR// break and dead-time register

    • [28]BKBID (def=0x0) // Break Bidirectional
    • [26]BKDSRM (def=0x0) // Break Disarm
    • [16:19]BKF (def=0x0) // Break filter
    • [15]MOE (def=0x0) // Main output enable
    • [14]AOE (def=0x0) // Automatic output enable
    • [13]BKP (def=0x0) // Break polarity
    • [12]BKE (def=0x0) // Break enable
    • [11]OSSR (def=0x0) // Off-state selection for Run mode
    • [10]OSSI (def=0x0) // Off-state selection for Idle mode
    • [8:9]LOCK (def=0x0) // Lock configuration
    • [0:7]DTG (def=0x0) // Dead-time generator setup
  • 0x50014054DTR2// timer deadtime register 2

    • [17]DTPE (def=0x0) // Deadtime preload enable
    • [16]DTAE (def=0x0) // Deadtime asymmetric enable
    • [0:7]DTGF (def=0x0) // Dead-time falling edge generator setup
  • 0x5001405CTISEL// input selection register

    • [8:11]TI2SEL (def=0x0) // selects tim_ti2_in[0..15] input
    • [0:3]TI1SEL (def=0x0) // selects tim_ti1_in[0..15] input
  • 0x50014060AF1// alternate function register 1

    • [13]BKCMP4P (def=0x0) // tim_brk_cmp4 input polarity
    • [12]BKCMP3P (def=0x0) // tim_brk_cmp3 input polarity
    • [11]BKCMP2P (def=0x0) // tim_brk_cmp2 input polarity
    • [10]BKCMP1P (def=0x0) // tim_brk_cmp1 input polarity
    • [9]BKINP (def=0x0) // TIMx_BKIN input polarity
    • [7]BKCMP7E (def=0x0) // tim_brk_cmp7 enable
    • [6]BKCMP6E (def=0x0) // tim_brk_cmp6 enable
    • [5]BKCMP5E (def=0x0) // tim_brk_cmp5 enable
    • [4]BKCMP4E (def=0x0) // tim_brk_cmp4 enable
    • [3]BKCMP3E (def=0x0) // tim_brk_cmp3 enable
    • [2]BKCMP2E (def=0x0) // tim_brk_cmp2 enable
    • [1]BKCMP1E (def=0x0) // tim_brk_cmp1 enable
    • [0]BKINE (def=0x0) // TIMx_BKIN input enable
  • 0x50014064AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // ocref_clr source selection
  • 0x500143DCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x0) // DMA base address
  • 0x500143E0DMAR// DMA address for full transfer

    • [0:31]DMAB (def=0x0) // DMA register for burst accesses
• 0x40014400TIM16// General purpose timers

  • 0x40014400CR1// control register 1

    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [3]OPM (def=0x0) // One pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x40014404CR2// control register 2

    • [9]OIS1N (def=0x0) // Output Idle state 1
    • [8]OIS1 (def=0x0) // Output Idle state 1
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
    • [2]CCUS (def=0x0) // Capture/compare control update selection
    • [0]CCPC (def=0x0) // Capture/compare preloaded control
  • 0x4001440CDIER// DMA/interrupt enable register

    • [13]COMDE (def=0x0) // COM DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [7]BIE (def=0x0) // Break interrupt enable
    • [5]COMIE (def=0x0) // COM interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x40014410SR// status register

    • [9]CC1OF (def=0x0) // CC1OF
    • [7]BIF (def=0x0) // Break interrupt flag
    • [5]COMIF (def=0x0) // COM interrupt flag
    • [1]CC1IF (def=0x0) // Capture/Compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x40014414EGR// event generation register

    • [7]BG (def=0x0) // Break generation
    • [5]COMG (def=0x0) // Capture/Compare control update generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x40014418CCMR1_Output// capture/compare mode register (output mode)

    • [16]OC1M_2 (def=0x0) // Output Compare 1 mode
    • [7]OC1CE (def=0x0) // Output Compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output Compare 1 mode
    • [3]OC1PE (def=0x0) // Output Compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output Compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x40014418CCMR1_Input// capture/compare mode register 1 (input mode)

    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x40014420CCER// capture/compare enable register

    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [2]CC1NE (def=0x0) // Capture/Compare 1 complementary output enable
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x40014424CNT// counter

    • [31]UIFCPY (def=0x0) // UIF Copy
    • [0:15]CNT (def=0x0) // CNT
  • 0x40014428PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x4001442CARR// auto-reload register

    • [0:19]ARR (def=0xFFFF) // Auto-reload value
  • 0x40014430RCR// repetition counter register

    • [0:7]REP (def=0x0) // Repetition counter value
  • 0x40014434CCR1// capture/compare register 1

    • [0:19]CCR1 (def=0x0) // Capture/Compare 1 value
  • 0x40014444BDTR// break and dead-time register

    • [28]BKBID (def=0x0) // Break Bidirectional
    • [26]BKDSRM (def=0x0) // Break Disarm
    • [15]MOE (def=0x0) // Main output enable
    • [14]AOE (def=0x0) // Automatic output enable
    • [13]BKP (def=0x0) // Break polarity
    • [12]BKE (def=0x0) // Break enable
    • [11]OSSR (def=0x0) // Off-state selection for Run mode
    • [10]OSSI (def=0x0) // Off-state selection for Idle mode
    • [8:9]LOCK (def=0x0) // Lock configuration
    • [0:7]DTG (def=0x0) // Dead-time generator setup
  • 0x40014450OR1// option register 1

    • [0]HSE32EN (def=0x0) // HSE Divided by 32 enable
  • 0x40014454DTR2// timer deadtime register 2

    • [17]DTPE (def=0x0) // Deadtime preload enable
    • [16]DTAE (def=0x0) // Deadtime asymmetric enable
    • [0:7]DTGF (def=0x0) // Deadtime asymmetric enable
  • 0x4001445CTISEL// TIM17 option register 1

    • [0:3]TI1SEL (def=0x0) // selects tim_ti1_in[0..15] input
  • 0x40014460AF1// alternate function register 1

    • [13]BKCMP4P (def=0x0) // tim_brk_cmp4 input polarity
    • [12]BKCMP3P (def=0x0) // tim_brk_cmp3 input polarity
    • [11]BKCMP2P (def=0x0) // tim_brk_cmp2 input polarity
    • [10]BKCMP1P (def=0x0) // tim_brk_cmp1 input polarity
    • [9]BKINP (def=0x0) // TIMx_BKIN input polarity
    • [7]BKCMP7E (def=0x0) // tim_brk_cmp7 enable
    • [6]BKCMP6E (def=0x0) // tim_brk_cmp6 enable
    • [5]BKCMP5E (def=0x0) // tim_brk_cmp5 enable
    • [4]BKCMP4E (def=0x0) // tim_brk_cmp4 enable
    • [3]BKCMP3E (def=0x0) // tim_brk_cmp3 enable
    • [2]BKCMP2E (def=0x0) // tim_brk_cmp2 enable
    • [1]BKCMP1E (def=0x0) // tim_brk_cmp1 enable
    • [0]BKINE (def=0x1) // TIMx_BKIN input enable
  • 0x40014464AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // tim_ocref_clr source selection
  • 0x400147DCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x1) // DMA base address
  • 0x400147E0DMAR// TIM17 option register 1

    • [0:31]DMAB (def=0x1) // DMA register for burst accesses
  interrupts:
  • [56] TIM16 // TIM16 global interrupt
• 0x50014400SEC_TIM16//

  • 0x50014400CR1// control register 1

    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [3]OPM (def=0x0) // One pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x50014404CR2// control register 2

    • [9]OIS1N (def=0x0) // Output Idle state 1
    • [8]OIS1 (def=0x0) // Output Idle state 1
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
    • [2]CCUS (def=0x0) // Capture/compare control update selection
    • [0]CCPC (def=0x0) // Capture/compare preloaded control
  • 0x5001440CDIER// DMA/interrupt enable register

    • [13]COMDE (def=0x0) // COM DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [7]BIE (def=0x0) // Break interrupt enable
    • [5]COMIE (def=0x0) // COM interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x50014410SR// status register

    • [9]CC1OF (def=0x0) // CC1OF
    • [7]BIF (def=0x0) // Break interrupt flag
    • [5]COMIF (def=0x0) // COM interrupt flag
    • [1]CC1IF (def=0x0) // Capture/Compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x50014414EGR// event generation register

    • [7]BG (def=0x0) // Break generation
    • [5]COMG (def=0x0) // Capture/Compare control update generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x50014418CCMR1_Output// capture/compare mode register (output mode)

    • [16]OC1M_2 (def=0x0) // Output Compare 1 mode
    • [7]OC1CE (def=0x0) // Output Compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output Compare 1 mode
    • [3]OC1PE (def=0x0) // Output Compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output Compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x50014418CCMR1_Input// capture/compare mode register 1 (input mode)

    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x50014420CCER// capture/compare enable register

    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [2]CC1NE (def=0x0) // Capture/Compare 1 complementary output enable
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x50014424CNT// counter

    • [31]UIFCPY (def=0x0) // UIF Copy
    • [0:15]CNT (def=0x0) // CNT
  • 0x50014428PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x5001442CARR// auto-reload register

    • [0:19]ARR (def=0xFFFF) // Auto-reload value
  • 0x50014430RCR// repetition counter register

    • [0:7]REP (def=0x0) // Repetition counter value
  • 0x50014434CCR1// capture/compare register 1

    • [0:19]CCR1 (def=0x0) // Capture/Compare 1 value
  • 0x50014444BDTR// break and dead-time register

    • [28]BKBID (def=0x0) // Break Bidirectional
    • [26]BKDSRM (def=0x0) // Break Disarm
    • [15]MOE (def=0x0) // Main output enable
    • [14]AOE (def=0x0) // Automatic output enable
    • [13]BKP (def=0x0) // Break polarity
    • [12]BKE (def=0x0) // Break enable
    • [11]OSSR (def=0x0) // Off-state selection for Run mode
    • [10]OSSI (def=0x0) // Off-state selection for Idle mode
    • [8:9]LOCK (def=0x0) // Lock configuration
    • [0:7]DTG (def=0x0) // Dead-time generator setup
  • 0x50014450OR1// option register 1

    • [0]HSE32EN (def=0x0) // HSE Divided by 32 enable
  • 0x50014454DTR2// timer deadtime register 2

    • [17]DTPE (def=0x0) // Deadtime preload enable
    • [16]DTAE (def=0x0) // Deadtime asymmetric enable
    • [0:7]DTGF (def=0x0) // Deadtime asymmetric enable
  • 0x5001445CTISEL// TIM17 option register 1

    • [0:3]TI1SEL (def=0x0) // selects tim_ti1_in[0..15] input
  • 0x50014460AF1// alternate function register 1

    • [13]BKCMP4P (def=0x0) // tim_brk_cmp4 input polarity
    • [12]BKCMP3P (def=0x0) // tim_brk_cmp3 input polarity
    • [11]BKCMP2P (def=0x0) // tim_brk_cmp2 input polarity
    • [10]BKCMP1P (def=0x0) // tim_brk_cmp1 input polarity
    • [9]BKINP (def=0x0) // TIMx_BKIN input polarity
    • [7]BKCMP7E (def=0x0) // tim_brk_cmp7 enable
    • [6]BKCMP6E (def=0x0) // tim_brk_cmp6 enable
    • [5]BKCMP5E (def=0x0) // tim_brk_cmp5 enable
    • [4]BKCMP4E (def=0x0) // tim_brk_cmp4 enable
    • [3]BKCMP3E (def=0x0) // tim_brk_cmp3 enable
    • [2]BKCMP2E (def=0x0) // tim_brk_cmp2 enable
    • [1]BKCMP1E (def=0x0) // tim_brk_cmp1 enable
    • [0]BKINE (def=0x1) // TIMx_BKIN input enable
  • 0x50014464AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // tim_ocref_clr source selection
  • 0x500147DCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x1) // DMA base address
  • 0x500147E0DMAR// TIM17 option register 1

    • [0:31]DMAB (def=0x1) // DMA register for burst accesses
• 0x40014800TIM17//

  • 0x40014800CR1// control register 1

    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [3]OPM (def=0x0) // One pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x40014804CR2// control register 2

    • [9]OIS1N (def=0x0) // Output Idle state 1
    • [8]OIS1 (def=0x0) // Output Idle state 1
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
    • [2]CCUS (def=0x0) // Capture/compare control update selection
    • [0]CCPC (def=0x0) // Capture/compare preloaded control
  • 0x4001480CDIER// DMA/interrupt enable register

    • [13]COMDE (def=0x0) // COM DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [7]BIE (def=0x0) // Break interrupt enable
    • [5]COMIE (def=0x0) // COM interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x40014810SR// status register

    • [9]CC1OF (def=0x0) // CC1OF
    • [7]BIF (def=0x0) // Break interrupt flag
    • [5]COMIF (def=0x0) // COM interrupt flag
    • [1]CC1IF (def=0x0) // Capture/Compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x40014814EGR// event generation register

    • [7]BG (def=0x0) // Break generation
    • [5]COMG (def=0x0) // Capture/Compare control update generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x40014818CCMR1_Output// capture/compare mode register (output mode)

    • [16]OC1M_2 (def=0x0) // Output Compare 1 mode
    • [7]OC1CE (def=0x0) // Output Compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output Compare 1 mode
    • [3]OC1PE (def=0x0) // Output Compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output Compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x40014818CCMR1_Input// capture/compare mode register 1 (input mode)

    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x40014820CCER// capture/compare enable register

    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [2]CC1NE (def=0x0) // Capture/Compare 1 complementary output enable
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x40014824CNT// counter

    • [31]UIFCPY (def=0x0) // UIF Copy
    • [0:15]CNT (def=0x0) // CNT
  • 0x40014828PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x4001482CARR// auto-reload register

    • [0:19]ARR (def=0xFFFF) // Auto-reload value
  • 0x40014830RCR// repetition counter register

    • [0:7]REP (def=0x0) // Repetition counter value
  • 0x40014834CCR1// capture/compare register 1

    • [0:19]CCR1 (def=0x0) // Capture/Compare 1 value
  • 0x40014844BDTR// break and dead-time register

    • [28]BKBID (def=0x0) // Break Bidirectional
    • [26]BKDSRM (def=0x0) // Break Disarm
    • [15]MOE (def=0x0) // Main output enable
    • [14]AOE (def=0x0) // Automatic output enable
    • [13]BKP (def=0x0) // Break polarity
    • [12]BKE (def=0x0) // Break enable
    • [11]OSSR (def=0x0) // Off-state selection for Run mode
    • [10]OSSI (def=0x0) // Off-state selection for Idle mode
    • [8:9]LOCK (def=0x0) // Lock configuration
    • [0:7]DTG (def=0x0) // Dead-time generator setup
  • 0x40014850OR1// option register 1

    • [0]HSE32EN (def=0x0) // HSE Divided by 32 enable
  • 0x40014854DTR2// timer deadtime register 2

    • [17]DTPE (def=0x0) // Deadtime preload enable
    • [16]DTAE (def=0x0) // Deadtime asymmetric enable
    • [0:7]DTGF (def=0x0) // Deadtime asymmetric enable
  • 0x4001485CTISEL// TIM17 option register 1

    • [0:3]TI1SEL (def=0x0) // selects tim_ti1_in[0..15] input
  • 0x40014860AF1// alternate function register 1

    • [13]BKCMP4P (def=0x0) // tim_brk_cmp4 input polarity
    • [12]BKCMP3P (def=0x0) // tim_brk_cmp3 input polarity
    • [11]BKCMP2P (def=0x0) // tim_brk_cmp2 input polarity
    • [10]BKCMP1P (def=0x0) // tim_brk_cmp1 input polarity
    • [9]BKINP (def=0x0) // TIMx_BKIN input polarity
    • [7]BKCMP7E (def=0x0) // tim_brk_cmp7 enable
    • [6]BKCMP6E (def=0x0) // tim_brk_cmp6 enable
    • [5]BKCMP5E (def=0x0) // tim_brk_cmp5 enable
    • [4]BKCMP4E (def=0x0) // tim_brk_cmp4 enable
    • [3]BKCMP3E (def=0x0) // tim_brk_cmp3 enable
    • [2]BKCMP2E (def=0x0) // tim_brk_cmp2 enable
    • [1]BKCMP1E (def=0x0) // tim_brk_cmp1 enable
    • [0]BKINE (def=0x1) // TIMx_BKIN input enable
  • 0x40014864AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // tim_ocref_clr source selection
  • 0x40014BDCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x1) // DMA base address
  • 0x40014BE0DMAR// TIM17 option register 1

    • [0:31]DMAB (def=0x1) // DMA register for burst accesses
  interrupts:
  • [57] TIM17 // TIM17 global interrupt
• 0x50014800SEC_TIM17//

  • 0x50014800CR1// control register 1

    • [11]UIFREMAP (def=0x0) // UIF status bit remapping
    • [8:9]CKD (def=0x0) // Clock division
    • [7]ARPE (def=0x0) // Auto-reload preload enable
    • [3]OPM (def=0x0) // One pulse mode
    • [2]URS (def=0x0) // Update request source
    • [1]UDIS (def=0x0) // Update disable
    • [0]CEN (def=0x0) // Counter enable
  • 0x50014804CR2// control register 2

    • [9]OIS1N (def=0x0) // Output Idle state 1
    • [8]OIS1 (def=0x0) // Output Idle state 1
    • [3]CCDS (def=0x0) // Capture/compare DMA selection
    • [2]CCUS (def=0x0) // Capture/compare control update selection
    • [0]CCPC (def=0x0) // Capture/compare preloaded control
  • 0x5001480CDIER// DMA/interrupt enable register

    • [13]COMDE (def=0x0) // COM DMA request enable
    • [9]CC1DE (def=0x0) // Capture/Compare 1 DMA request enable
    • [8]UDE (def=0x0) // Update DMA request enable
    • [7]BIE (def=0x0) // Break interrupt enable
    • [5]COMIE (def=0x0) // COM interrupt enable
    • [1]CC1IE (def=0x0) // Capture/Compare 1 interrupt enable
    • [0]UIE (def=0x0) // Update interrupt enable
  • 0x50014810SR// status register

    • [9]CC1OF (def=0x0) // CC1OF
    • [7]BIF (def=0x0) // Break interrupt flag
    • [5]COMIF (def=0x0) // COM interrupt flag
    • [1]CC1IF (def=0x0) // Capture/Compare 1 interrupt flag
    • [0]UIF (def=0x0) // Update interrupt flag
  • 0x50014814EGR// event generation register

    • [7]BG (def=0x0) // Break generation
    • [5]COMG (def=0x0) // Capture/Compare control update generation
    • [1]CC1G (def=0x0) // Capture/compare 1 generation
    • [0]UG (def=0x0) // Update generation
  • 0x50014818CCMR1_Output// capture/compare mode register (output mode)

    • [16]OC1M_2 (def=0x0) // Output Compare 1 mode
    • [7]OC1CE (def=0x0) // Output Compare 1 clear enable
    • [4:6]OC1M (def=0x0) // Output Compare 1 mode
    • [3]OC1PE (def=0x0) // Output Compare 1 preload enable
    • [2]OC1FE (def=0x0) // Output Compare 1 fast enable
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x50014818CCMR1_Input// capture/compare mode register 1 (input mode)

    • [4:7]IC1F (def=0x0) // Input capture 1 filter
    • [2:3]IC1PSC (def=0x0) // Input capture 1 prescaler
    • [0:1]CC1S (def=0x0) // Capture/Compare 1 selection
  • 0x50014820CCER// capture/compare enable register

    • [3]CC1NP (def=0x0) // Capture/Compare 1 output Polarity
    • [2]CC1NE (def=0x0) // Capture/Compare 1 complementary output enable
    • [1]CC1P (def=0x0) // Capture/Compare 1 output Polarity
    • [0]CC1E (def=0x0) // Capture/Compare 1 output enable
  • 0x50014824CNT// counter

    • [31]UIFCPY (def=0x0) // UIF Copy
    • [0:15]CNT (def=0x0) // CNT
  • 0x50014828PSC// prescaler

    • [0:15]PSC (def=0x0) // Prescaler value
  • 0x5001482CARR// auto-reload register

    • [0:19]ARR (def=0xFFFF) // Auto-reload value
  • 0x50014830RCR// repetition counter register

    • [0:7]REP (def=0x0) // Repetition counter value
  • 0x50014834CCR1// capture/compare register 1

    • [0:19]CCR1 (def=0x0) // Capture/Compare 1 value
  • 0x50014844BDTR// break and dead-time register

    • [28]BKBID (def=0x0) // Break Bidirectional
    • [26]BKDSRM (def=0x0) // Break Disarm
    • [15]MOE (def=0x0) // Main output enable
    • [14]AOE (def=0x0) // Automatic output enable
    • [13]BKP (def=0x0) // Break polarity
    • [12]BKE (def=0x0) // Break enable
    • [11]OSSR (def=0x0) // Off-state selection for Run mode
    • [10]OSSI (def=0x0) // Off-state selection for Idle mode
    • [8:9]LOCK (def=0x0) // Lock configuration
    • [0:7]DTG (def=0x0) // Dead-time generator setup
  • 0x50014850OR1// option register 1

    • [0]HSE32EN (def=0x0) // HSE Divided by 32 enable
  • 0x50014854DTR2// timer deadtime register 2

    • [17]DTPE (def=0x0) // Deadtime preload enable
    • [16]DTAE (def=0x0) // Deadtime asymmetric enable
    • [0:7]DTGF (def=0x0) // Deadtime asymmetric enable
  • 0x5001485CTISEL// TIM17 option register 1

    • [0:3]TI1SEL (def=0x0) // selects tim_ti1_in[0..15] input
  • 0x50014860AF1// alternate function register 1

    • [13]BKCMP4P (def=0x0) // tim_brk_cmp4 input polarity
    • [12]BKCMP3P (def=0x0) // tim_brk_cmp3 input polarity
    • [11]BKCMP2P (def=0x0) // tim_brk_cmp2 input polarity
    • [10]BKCMP1P (def=0x0) // tim_brk_cmp1 input polarity
    • [9]BKINP (def=0x0) // TIMx_BKIN input polarity
    • [7]BKCMP7E (def=0x0) // tim_brk_cmp7 enable
    • [6]BKCMP6E (def=0x0) // tim_brk_cmp6 enable
    • [5]BKCMP5E (def=0x0) // tim_brk_cmp5 enable
    • [4]BKCMP4E (def=0x0) // tim_brk_cmp4 enable
    • [3]BKCMP3E (def=0x0) // tim_brk_cmp3 enable
    • [2]BKCMP2E (def=0x0) // tim_brk_cmp2 enable
    • [1]BKCMP1E (def=0x0) // tim_brk_cmp1 enable
    • [0]BKINE (def=0x1) // TIMx_BKIN input enable
  • 0x50014864AF2// alternate function register 2

    • [16:18]OCRSEL (def=0x0) // tim_ocref_clr source selection
  • 0x50014BDCDCR// DMA control register

    • [16:19]DBSS (def=0x0) // DMA burst source selection
    • [8:12]DBL (def=0x0) // DMA burst length
    • [0:4]DBA (def=0x1) // DMA base address
  • 0x50014BE0DMAR// TIM17 option register 1

    • [0:31]DMAB (def=0x1) // DMA register for burst accesses
• 0x40024000TSC// Touch sensing controller

  • 0x40024000CR// control register

    • [28:31]CTPH (def=0x0) // Charge transfer pulse high
    • [24:27]CTPL (def=0x0) // Charge transfer pulse low
    • [17:23]SSD (def=0x0) // Spread spectrum deviation
    • [16]SSE (def=0x0) // Spread spectrum enable
    • [15]SSPSC (def=0x0) // Spread spectrum prescaler
    • [12:14]PGPSC (def=0x0) // pulse generator prescaler
    • [5:7]MCV (def=0x0) // Max count value
    • [4]IODEF (def=0x0) // I/O Default mode
    • [3]SYNCPOL (def=0x0) // Synchronization pin polarity
    • [2]AM (def=0x0) // Acquisition mode
    • [1]START (def=0x0) // Start a new acquisition
    • [0]TSCE (def=0x0) // Touch sensing controller enable
  • 0x40024004IER// interrupt enable register

    • [1]MCEIE (def=0x0) // Max count error interrupt enable
    • [0]EOAIE (def=0x0) // End of acquisition interrupt enable
  • 0x40024008ICR// interrupt clear register

    • [1]MCEIC (def=0x0) // Max count error interrupt clear
    • [0]EOAIC (def=0x0) // End of acquisition interrupt clear
  • 0x4002400CISR// interrupt status register

    • [1]MCEF (def=0x0) // Max count error flag
    • [0]EOAF (def=0x0) // End of acquisition flag
  • 0x40024010IOHCR// I/O hysteresis control register

    • [31]G8_IO4 (def=0x1) // G8_IO4
    • [30]G8_IO3 (def=0x1) // G8_IO3
    • [29]G8_IO2 (def=0x1) // G8_IO2
    • [28]G8_IO1 (def=0x1) // G8_IO1
    • [27]G7_IO4 (def=0x1) // G7_IO4
    • [26]G7_IO3 (def=0x1) // G7_IO3
    • [25]G7_IO2 (def=0x1) // G7_IO2
    • [24]G7_IO1 (def=0x1) // G7_IO1
    • [23]G6_IO4 (def=0x1) // G6_IO4
    • [22]G6_IO3 (def=0x1) // G6_IO3
    • [21]G6_IO2 (def=0x1) // G6_IO2
    • [20]G6_IO1 (def=0x1) // G6_IO1
    • [19]G5_IO4 (def=0x1) // G5_IO4
    • [18]G5_IO3 (def=0x1) // G5_IO3
    • [17]G5_IO2 (def=0x1) // G5_IO2
    • [16]G5_IO1 (def=0x1) // G5_IO1
    • [15]G4_IO4 (def=0x1) // G4_IO4
    • [14]G4_IO3 (def=0x1) // G4_IO3
    • [13]G4_IO2 (def=0x1) // G4_IO2
    • [12]G4_IO1 (def=0x1) // G4_IO1
    • [11]G3_IO4 (def=0x1) // G3_IO4
    • [10]G3_IO3 (def=0x1) // G3_IO3
    • [9]G3_IO2 (def=0x1) // G3_IO2
    • [8]G3_IO1 (def=0x1) // G3_IO1
    • [7]G2_IO4 (def=0x1) // G2_IO4
    • [6]G2_IO3 (def=0x1) // G2_IO3
    • [5]G2_IO2 (def=0x1) // G2_IO2
    • [4]G2_IO1 (def=0x1) // G2_IO1
    • [3]G1_IO4 (def=0x1) // G1_IO4
    • [2]G1_IO3 (def=0x1) // G1_IO3
    • [1]G1_IO2 (def=0x1) // G1_IO2
    • [0]G1_IO1 (def=0x1) // G1_IO1
  • 0x40024018IOASCR// I/O analog switch control register

    • [31]G8_IO4 (def=0x0) // G8_IO4
    • [30]G8_IO3 (def=0x0) // G8_IO3
    • [29]G8_IO2 (def=0x0) // G8_IO2
    • [28]G8_IO1 (def=0x0) // G8_IO1
    • [27]G7_IO4 (def=0x0) // G7_IO4
    • [26]G7_IO3 (def=0x0) // G7_IO3
    • [25]G7_IO2 (def=0x0) // G7_IO2
    • [24]G7_IO1 (def=0x0) // G7_IO1
    • [23]G6_IO4 (def=0x0) // G6_IO4
    • [22]G6_IO3 (def=0x0) // G6_IO3
    • [21]G6_IO2 (def=0x0) // G6_IO2
    • [20]G6_IO1 (def=0x0) // G6_IO1
    • [19]G5_IO4 (def=0x0) // G5_IO4
    • [18]G5_IO3 (def=0x0) // G5_IO3
    • [17]G5_IO2 (def=0x0) // G5_IO2
    • [16]G5_IO1 (def=0x0) // G5_IO1
    • [15]G4_IO4 (def=0x0) // G4_IO4
    • [14]G4_IO3 (def=0x0) // G4_IO3
    • [13]G4_IO2 (def=0x0) // G4_IO2
    • [12]G4_IO1 (def=0x0) // G4_IO1
    • [11]G3_IO4 (def=0x0) // G3_IO4
    • [10]G3_IO3 (def=0x0) // G3_IO3
    • [9]G3_IO2 (def=0x0) // G3_IO2
    • [8]G3_IO1 (def=0x0) // G3_IO1
    • [7]G2_IO4 (def=0x0) // G2_IO4
    • [6]G2_IO3 (def=0x0) // G2_IO3
    • [5]G2_IO2 (def=0x0) // G2_IO2
    • [4]G2_IO1 (def=0x0) // G2_IO1
    • [3]G1_IO4 (def=0x0) // G1_IO4
    • [2]G1_IO3 (def=0x0) // G1_IO3
    • [1]G1_IO2 (def=0x0) // G1_IO2
    • [0]G1_IO1 (def=0x0) // G1_IO1
  • 0x40024020IOSCR// I/O sampling control register

    • [31]G8_IO4 (def=0x0) // G8_IO4
    • [30]G8_IO3 (def=0x0) // G8_IO3
    • [29]G8_IO2 (def=0x0) // G8_IO2
    • [28]G8_IO1 (def=0x0) // G8_IO1
    • [27]G7_IO4 (def=0x0) // G7_IO4
    • [26]G7_IO3 (def=0x0) // G7_IO3
    • [25]G7_IO2 (def=0x0) // G7_IO2
    • [24]G7_IO1 (def=0x0) // G7_IO1
    • [23]G6_IO4 (def=0x0) // G6_IO4
    • [22]G6_IO3 (def=0x0) // G6_IO3
    • [21]G6_IO2 (def=0x0) // G6_IO2
    • [20]G6_IO1 (def=0x0) // G6_IO1
    • [19]G5_IO4 (def=0x0) // G5_IO4
    • [18]G5_IO3 (def=0x0) // G5_IO3
    • [17]G5_IO2 (def=0x0) // G5_IO2
    • [16]G5_IO1 (def=0x0) // G5_IO1
    • [15]G4_IO4 (def=0x0) // G4_IO4
    • [14]G4_IO3 (def=0x0) // G4_IO3
    • [13]G4_IO2 (def=0x0) // G4_IO2
    • [12]G4_IO1 (def=0x0) // G4_IO1
    • [11]G3_IO4 (def=0x0) // G3_IO4
    • [10]G3_IO3 (def=0x0) // G3_IO3
    • [9]G3_IO2 (def=0x0) // G3_IO2
    • [8]G3_IO1 (def=0x0) // G3_IO1
    • [7]G2_IO4 (def=0x0) // G2_IO4
    • [6]G2_IO3 (def=0x0) // G2_IO3
    • [5]G2_IO2 (def=0x0) // G2_IO2
    • [4]G2_IO1 (def=0x0) // G2_IO1
    • [3]G1_IO4 (def=0x0) // G1_IO4
    • [2]G1_IO3 (def=0x0) // G1_IO3
    • [1]G1_IO2 (def=0x0) // G1_IO2
    • [0]G1_IO1 (def=0x0) // G1_IO1
  • 0x40024028IOCCR// I/O channel control register

    • [31]G8_IO4 (def=0x0) // G8_IO4
    • [30]G8_IO3 (def=0x0) // G8_IO3
    • [29]G8_IO2 (def=0x0) // G8_IO2
    • [28]G8_IO1 (def=0x0) // G8_IO1
    • [27]G7_IO4 (def=0x0) // G7_IO4
    • [26]G7_IO3 (def=0x0) // G7_IO3
    • [25]G7_IO2 (def=0x0) // G7_IO2
    • [24]G7_IO1 (def=0x0) // G7_IO1
    • [23]G6_IO4 (def=0x0) // G6_IO4
    • [22]G6_IO3 (def=0x0) // G6_IO3
    • [21]G6_IO2 (def=0x0) // G6_IO2
    • [20]G6_IO1 (def=0x0) // G6_IO1
    • [19]G5_IO4 (def=0x0) // G5_IO4
    • [18]G5_IO3 (def=0x0) // G5_IO3
    • [17]G5_IO2 (def=0x0) // G5_IO2
    • [16]G5_IO1 (def=0x0) // G5_IO1
    • [15]G4_IO4 (def=0x0) // G4_IO4
    • [14]G4_IO3 (def=0x0) // G4_IO3
    • [13]G4_IO2 (def=0x0) // G4_IO2
    • [12]G4_IO1 (def=0x0) // G4_IO1
    • [11]G3_IO4 (def=0x0) // G3_IO4
    • [10]G3_IO3 (def=0x0) // G3_IO3
    • [9]G3_IO2 (def=0x0) // G3_IO2
    • [8]G3_IO1 (def=0x0) // G3_IO1
    • [7]G2_IO4 (def=0x0) // G2_IO4
    • [6]G2_IO3 (def=0x0) // G2_IO3
    • [5]G2_IO2 (def=0x0) // G2_IO2
    • [4]G2_IO1 (def=0x0) // G2_IO1
    • [3]G1_IO4 (def=0x0) // G1_IO4
    • [2]G1_IO3 (def=0x0) // G1_IO3
    • [1]G1_IO2 (def=0x0) // G1_IO2
    • [0]G1_IO1 (def=0x0) // G1_IO1
  • 0x40024030IOGCSR// I/O group control status register

    • [23]G8S (def=0x0) // Analog I/O group x status
    • [22]G7S (def=0x0) // Analog I/O group x status
    • [21]G6S (def=0x0) // Analog I/O group x status
    • [20]G5S (def=0x0) // Analog I/O group x status
    • [19]G4S (def=0x0) // Analog I/O group x status
    • [18]G3S (def=0x0) // Analog I/O group x status
    • [17]G2S (def=0x0) // Analog I/O group x status
    • [16]G1S (def=0x0) // Analog I/O group x status
    • [7]G8E (def=0x0) // Analog I/O group x enable
    • [6]G7E (def=0x0) // Analog I/O group x enable
    • [5]G6E (def=0x0) // Analog I/O group x enable
    • [4]G5E (def=0x0) // Analog I/O group x enable
    • [3]G4E (def=0x0) // Analog I/O group x enable
    • [2]G3E (def=0x0) // Analog I/O group x enable
    • [1]G2E (def=0x0) // Analog I/O group x enable
    • [0]G1E (def=0x0) // Analog I/O group x enable
  • 0x40024034IOG1CR// I/O group x counter register

    • [0:13]CNT (def=0x0) // Counter value
  • 0x40024038IOG2CR// I/O group x counter register

    • [0:13]CNT (def=0x0) // Counter value
  • 0x4002403CIOG3CR// I/O group x counter register

    • [0:13]CNT (def=0x0) // Counter value
  • 0x40024040IOG4CR// I/O group x counter register

    • [0:13]CNT (def=0x0) // Counter value
  • 0x40024044IOG5CR// I/O group x counter register

    • [0:13]CNT (def=0x0) // Counter value
  • 0x40024048IOG6CR// I/O group x counter register

    • [0:13]CNT (def=0x0) // Counter value
  • 0x4002404CIOG7CR// I/O group x counter register

    • [0:13]CNT (def=0x0) // Counter value
  • 0x40024050IOG8CR// I/O group x counter register

    • [0:13]CNT (def=0x0) // Counter value
  interrupts:
  • [0] TSC // TSC global interrupt
• 0x50024000SEC_TSC//

  • 0x50024000CR// control register

    • [28:31]CTPH (def=0x0) // Charge transfer pulse high
    • [24:27]CTPL (def=0x0) // Charge transfer pulse low
    • [17:23]SSD (def=0x0) // Spread spectrum deviation
    • [16]SSE (def=0x0) // Spread spectrum enable
    • [15]SSPSC (def=0x0) // Spread spectrum prescaler
    • [12:14]PGPSC (def=0x0) // pulse generator prescaler
    • [5:7]MCV (def=0x0) // Max count value
    • [4]IODEF (def=0x0) // I/O Default mode
    • [3]SYNCPOL (def=0x0) // Synchronization pin polarity
    • [2]AM (def=0x0) // Acquisition mode
    • [1]START (def=0x0) // Start a new acquisition
    • [0]TSCE (def=0x0) // Touch sensing controller enable
  • 0x50024004IER// interrupt enable register

    • [1]MCEIE (def=0x0) // Max count error interrupt enable
    • [0]EOAIE (def=0x0) // End of acquisition interrupt enable
  • 0x50024008ICR// interrupt clear register

    • [1]MCEIC (def=0x0) // Max count error interrupt clear
    • [0]EOAIC (def=0x0) // End of acquisition interrupt clear
  • 0x5002400CISR// interrupt status register

    • [1]MCEF (def=0x0) // Max count error flag
    • [0]EOAF (def=0x0) // End of acquisition flag
  • 0x50024010IOHCR// I/O hysteresis control register

    • [31]G8_IO4 (def=0x1) // G8_IO4
    • [30]G8_IO3 (def=0x1) // G8_IO3
    • [29]G8_IO2 (def=0x1) // G8_IO2
    • [28]G8_IO1 (def=0x1) // G8_IO1
    • [27]G7_IO4 (def=0x1) // G7_IO4
    • [26]G7_IO3 (def=0x1) // G7_IO3
    • [25]G7_IO2 (def=0x1) // G7_IO2
    • [24]G7_IO1 (def=0x1) // G7_IO1
    • [23]G6_IO4 (def=0x1) // G6_IO4
    • [22]G6_IO3 (def=0x1) // G6_IO3
    • [21]G6_IO2 (def=0x1) // G6_IO2
    • [20]G6_IO1 (def=0x1) // G6_IO1
    • [19]G5_IO4 (def=0x1) // G5_IO4
    • [18]G5_IO3 (def=0x1) // G5_IO3
    • [17]G5_IO2 (def=0x1) // G5_IO2
    • [16]G5_IO1 (def=0x1) // G5_IO1
    • [15]G4_IO4 (def=0x1) // G4_IO4
    • [14]G4_IO3 (def=0x1) // G4_IO3
    • [13]G4_IO2 (def=0x1) // G4_IO2
    • [12]G4_IO1 (def=0x1) // G4_IO1
    • [11]G3_IO4 (def=0x1) // G3_IO4
    • [10]G3_IO3 (def=0x1) // G3_IO3
    • [9]G3_IO2 (def=0x1) // G3_IO2
    • [8]G3_IO1 (def=0x1) // G3_IO1
    • [7]G2_IO4 (def=0x1) // G2_IO4
    • [6]G2_IO3 (def=0x1) // G2_IO3
    • [5]G2_IO2 (def=0x1) // G2_IO2
    • [4]G2_IO1 (def=0x1) // G2_IO1
    • [3]G1_IO4 (def=0x1) // G1_IO4
    • [2]G1_IO3 (def=0x1) // G1_IO3
    • [1]G1_IO2 (def=0x1) // G1_IO2
    • [0]G1_IO1 (def=0x1) // G1_IO1
  • 0x50024018IOASCR// I/O analog switch control register

    • [31]G8_IO4 (def=0x0) // G8_IO4
    • [30]G8_IO3 (def=0x0) // G8_IO3
    • [29]G8_IO2 (def=0x0) // G8_IO2
    • [28]G8_IO1 (def=0x0) // G8_IO1
    • [27]G7_IO4 (def=0x0) // G7_IO4
    • [26]G7_IO3 (def=0x0) // G7_IO3
    • [25]G7_IO2 (def=0x0) // G7_IO2
    • [24]G7_IO1 (def=0x0) // G7_IO1
    • [23]G6_IO4 (def=0x0) // G6_IO4
    • [22]G6_IO3 (def=0x0) // G6_IO3
    • [21]G6_IO2 (def=0x0) // G6_IO2
    • [20]G6_IO1 (def=0x0) // G6_IO1
    • [19]G5_IO4 (def=0x0) // G5_IO4
    • [18]G5_IO3 (def=0x0) // G5_IO3
    • [17]G5_IO2 (def=0x0) // G5_IO2
    • [16]G5_IO1 (def=0x0) // G5_IO1
    • [15]G4_IO4 (def=0x0) // G4_IO4
    • [14]G4_IO3 (def=0x0) // G4_IO3
    • [13]G4_IO2 (def=0x0) // G4_IO2
    • [12]G4_IO1 (def=0x0) // G4_IO1
    • [11]G3_IO4 (def=0x0) // G3_IO4
    • [10]G3_IO3 (def=0x0) // G3_IO3
    • [9]G3_IO2 (def=0x0) // G3_IO2
    • [8]G3_IO1 (def=0x0) // G3_IO1
    • [7]G2_IO4 (def=0x0) // G2_IO4
    • [6]G2_IO3 (def=0x0) // G2_IO3
    • [5]G2_IO2 (def=0x0) // G2_IO2
    • [4]G2_IO1 (def=0x0) // G2_IO1
    • [3]G1_IO4 (def=0x0) // G1_IO4
    • [2]G1_IO3 (def=0x0) // G1_IO3
    • [1]G1_IO2 (def=0x0) // G1_IO2
    • [0]G1_IO1 (def=0x0) // G1_IO1
  • 0x50024020IOSCR// I/O sampling control register

    • [31]G8_IO4 (def=0x0) // G8_IO4
    • [30]G8_IO3 (def=0x0) // G8_IO3
    • [29]G8_IO2 (def=0x0) // G8_IO2
    • [28]G8_IO1 (def=0x0) // G8_IO1
    • [27]G7_IO4 (def=0x0) // G7_IO4
    • [26]G7_IO3 (def=0x0) // G7_IO3
    • [25]G7_IO2 (def=0x0) // G7_IO2
    • [24]G7_IO1 (def=0x0) // G7_IO1
    • [23]G6_IO4 (def=0x0) // G6_IO4
    • [22]G6_IO3 (def=0x0) // G6_IO3
    • [21]G6_IO2 (def=0x0) // G6_IO2
    • [20]G6_IO1 (def=0x0) // G6_IO1
    • [19]G5_IO4 (def=0x0) // G5_IO4
    • [18]G5_IO3 (def=0x0) // G5_IO3
    • [17]G5_IO2 (def=0x0) // G5_IO2
    • [16]G5_IO1 (def=0x0) // G5_IO1
    • [15]G4_IO4 (def=0x0) // G4_IO4
    • [14]G4_IO3 (def=0x0) // G4_IO3
    • [13]G4_IO2 (def=0x0) // G4_IO2
    • [12]G4_IO1 (def=0x0) // G4_IO1
    • [11]G3_IO4 (def=0x0) // G3_IO4
    • [10]G3_IO3 (def=0x0) // G3_IO3
    • [9]G3_IO2 (def=0x0) // G3_IO2
    • [8]G3_IO1 (def=0x0) // G3_IO1
    • [7]G2_IO4 (def=0x0) // G2_IO4
    • [6]G2_IO3 (def=0x0) // G2_IO3
    • [5]G2_IO2 (def=0x0) // G2_IO2
    • [4]G2_IO1 (def=0x0) // G2_IO1
    • [3]G1_IO4 (def=0x0) // G1_IO4
    • [2]G1_IO3 (def=0x0) // G1_IO3
    • [1]G1_IO2 (def=0x0) // G1_IO2
    • [0]G1_IO1 (def=0x0) // G1_IO1
  • 0x50024028IOCCR// I/O channel control register

    • [31]G8_IO4 (def=0x0) // G8_IO4
    • [30]G8_IO3 (def=0x0) // G8_IO3
    • [29]G8_IO2 (def=0x0) // G8_IO2
    • [28]G8_IO1 (def=0x0) // G8_IO1
    • [27]G7_IO4 (def=0x0) // G7_IO4
    • [26]G7_IO3 (def=0x0) // G7_IO3
    • [25]G7_IO2 (def=0x0) // G7_IO2
    • [24]G7_IO1 (def=0x0) // G7_IO1
    • [23]G6_IO4 (def=0x0) // G6_IO4
    • [22]G6_IO3 (def=0x0) // G6_IO3
    • [21]G6_IO2 (def=0x0) // G6_IO2
    • [20]G6_IO1 (def=0x0) // G6_IO1
    • [19]G5_IO4 (def=0x0) // G5_IO4
    • [18]G5_IO3 (def=0x0) // G5_IO3
    • [17]G5_IO2 (def=0x0) // G5_IO2
    • [16]G5_IO1 (def=0x0) // G5_IO1
    • [15]G4_IO4 (def=0x0) // G4_IO4
    • [14]G4_IO3 (def=0x0) // G4_IO3
    • [13]G4_IO2 (def=0x0) // G4_IO2
    • [12]G4_IO1 (def=0x0) // G4_IO1
    • [11]G3_IO4 (def=0x0) // G3_IO4
    • [10]G3_IO3 (def=0x0) // G3_IO3
    • [9]G3_IO2 (def=0x0) // G3_IO2
    • [8]G3_IO1 (def=0x0) // G3_IO1
    • [7]G2_IO4 (def=0x0) // G2_IO4
    • [6]G2_IO3 (def=0x0) // G2_IO3
    • [5]G2_IO2 (def=0x0) // G2_IO2
    • [4]G2_IO1 (def=0x0) // G2_IO1
    • [3]G1_IO4 (def=0x0) // G1_IO4
    • [2]G1_IO3 (def=0x0) // G1_IO3
    • [1]G1_IO2 (def=0x0) // G1_IO2
    • [0]G1_IO1 (def=0x0) // G1_IO1
  • 0x50024030IOGCSR// I/O group control status register

    • [23]G8S (def=0x0) // Analog I/O group x status
    • [22]G7S (def=0x0) // Analog I/O group x status
    • [21]G6S (def=0x0) // Analog I/O group x status
    • [20]G5S (def=0x0) // Analog I/O group x status
    • [19]G4S (def=0x0) // Analog I/O group x status
    • [18]G3S (def=0x0) // Analog I/O group x status
    • [17]G2S (def=0x0) // Analog I/O group x status
    • [16]G1S (def=0x0) // Analog I/O group x status
    • [7]G8E (def=0x0) // Analog I/O group x enable
    • [6]G7E (def=0x0) // Analog I/O group x enable
    • [5]G6E (def=0x0) // Analog I/O group x enable
    • [4]G5E (def=0x0) // Analog I/O group x enable
    • [3]G4E (def=0x0) // Analog I/O group x enable
    • [2]G3E (def=0x0) // Analog I/O group x enable
    • [1]G2E (def=0x0) // Analog I/O group x enable
    • [0]G1E (def=0x0) // Analog I/O group x enable
  • 0x50024034IOG1CR// I/O group x counter register

    • [0:13]CNT (def=0x0) // Counter value
  • 0x50024038IOG2CR// I/O group x counter register

    • [0:13]CNT (def=0x0) // Counter value
  • 0x5002403CIOG3CR// I/O group x counter register

    • [0:13]CNT (def=0x0) // Counter value
  • 0x50024040IOG4CR// I/O group x counter register

    • [0:13]CNT (def=0x0) // Counter value
  • 0x50024044IOG5CR// I/O group x counter register

    • [0:13]CNT (def=0x0) // Counter value
  • 0x50024048IOG6CR// I/O group x counter register

    • [0:13]CNT (def=0x0) // Counter value
  • 0x5002404CIOG7CR// I/O group x counter register

    • [0:13]CNT (def=0x0) // Counter value
  • 0x50024050IOG8CR// I/O group x counter register

    • [0:13]CNT (def=0x0) // Counter value
• 0x4000DC00UCPD1// USB Power Delivery interface

  • 0x4000DC00CFGR1// UCPD configuration register 1

    • [0:5]HBITCLKDIV (def=0x0) // HBITCLKDIV
    • [6:10]IFRGAP (def=0x0) // IFRGAP
    • [11:15]TRANSWIN (def=0x0) // TRANSWIN
    • [17:19]PSC_USBPDCLK (def=0x0) // PSC_USBPDCLK
    • [20:28]RXORDSETEN (def=0x0) // RXORDSETEN
    • [29]TXDMAEN (def=0x0) // TXDMAEN
    • [30]RXDMAEN (def=0x0) // RXDMAEN:
    • [31]UCPDEN (def=0x0) // UCPDEN
  • 0x4000DC04CFGR2// UCPD configuration register 2

    • [0]RXFILTDIS (def=0x0) // RXFILTDIS
    • [1]RXFILT2N3 (def=0x0) // RXFILT2N3
    • [2]FORCECLK (def=0x0) // FORCECLK
    • [3]WUPEN (def=0x0) // WUPEN
  • 0x4000DC08CFGR3// UCPD configuration register 3

    • [0:3]TRIM1_NG_CCRPD (def=0x0) // TRIM1_NG_CCRPD
    • [9:12]TRIM1_NG_CC3A0 (def=0x0) // TRIM1_NG_CC3A0
    • [16:19]TRIM2_NG_CCRPD (def=0x0) // TRIM2_NG_CCRPD
    • [25:28]TRIM2_NG_CC3A0 (def=0x0) // TRIM2_NG_CC3A0
  • 0x4000DC0CCR// UCPD control register

    • [0:1]TXMODE (def=0x0) // TXMODE
    • [2]TXSEND (def=0x0) // TXSEND
    • [3]TXHRST (def=0x0) // TXHRST
    • [4]RXMODE (def=0x0) // RXMODE
    • [5]PHYRXEN (def=0x0) // PHYRXEN
    • [6]PHYCCSEL (def=0x0) // PHYCCSEL
    • [7:8]ANASUBMODE (def=0x0) // ANASUBMODE
    • [9]ANAMODE (def=0x0) // ANAMODE
    • [10:11]CCENABLE (def=0x0) // CCENABLE
    • [16]FRSRXEN (def=0x0) // FRSRXEN
    • [17]FRSTX (def=0x0) // FRSTX
    • [18]RDCH (def=0x0) // RDCH
    • [20]CC1TCDIS (def=0x0) // CC1TCDIS
    • [21]CC2TCDIS (def=0x0) // CC2TCDIS
  • 0x4000DC10IMR// UCPD Interrupt Mask Register

    • [0]TXISIE (def=0x0) // TXISIE
    • [1]TXMSGDISCIE (def=0x0) // TXMSGDISCIE
    • [2]TXMSGSENTIE (def=0x0) // TXMSGSENTIE
    • [3]TXMSGABTIE (def=0x0) // TXMSGABTIE
    • [4]HRSTDISCIE (def=0x0) // HRSTDISCIE
    • [5]HRSTSENTIE (def=0x0) // HRSTSENTIE
    • [6]TXUNDIE (def=0x0) // TXUNDIE
    • [8]RXNEIE (def=0x0) // RXNEIE
    • [9]RXORDDETIE (def=0x0) // RXORDDETIE
    • [10]RXHRSTDETIE (def=0x0) // RXHRSTDETIE
    • [11]RXOVRIE (def=0x0) // RXOVRIE
    • [12]RXMSGENDIE (def=0x0) // RXMSGENDIE
    • [14]TYPECEVT1IE (def=0x0) // TYPECEVT1IE
    • [15]TYPECEVT2IE (def=0x0) // TYPECEVT2IE
    • [20]FRSEVTIE (def=0x0) // FRSEVTIE
  • 0x4000DC14SR// UCPD Status Register

    • [0]TXIS (def=0x0) // TXIS
    • [1]TXMSGDISC (def=0x0) // TXMSGDISC
    • [2]TXMSGSENT (def=0x0) // TXMSGSENT
    • [3]TXMSGABT (def=0x0) // TXMSGABT
    • [4]HRSTDISC (def=0x0) // HRSTDISC
    • [5]HRSTSENT (def=0x0) // HRSTSENT
    • [6]TXUND (def=0x0) // TXUND
    • [8]RXNE (def=0x0) // RXNE
    • [9]RXORDDET (def=0x0) // RXORDDET
    • [10]RXHRSTDET (def=0x0) // RXHRSTDET
    • [11]RXOVR (def=0x0) // RXOVR
    • [12]RXMSGEND (def=0x0) // RXMSGEND
    • [13]RXERR (def=0x0) // RXERR
    • [14]TYPECEVT1 (def=0x0) // TYPECEVT1
    • [15]TYPECEVT2 (def=0x0) // TYPECEVT2
    • [16:17]TYPEC_VSTATE_CC1 (def=0x0) // TYPEC_VSTATE_CC1
    • [18:19]TYPEC_VSTATE_CC2 (def=0x0) // TYPEC_VSTATE_CC2
    • [20]FRSEVT (def=0x0) // FRSEVT
  • 0x4000DC18ICR// UCPD Interrupt Clear Register

    • [1]TXMSGDISCCF (def=0x0) // TXMSGDISCCF
    • [2]TXMSGSENTCF (def=0x0) // TXMSGSENTCF
    • [3]TXMSGABTCF (def=0x0) // TXMSGABTCF
    • [4]HRSTDISCCF (def=0x0) // HRSTDISCCF
    • [5]HRSTSENTCF (def=0x0) // HRSTSENTCF
    • [6]TXUNDCF (def=0x0) // TXUNDCF
    • [9]RXORDDETCF (def=0x0) // RXORDDETCF
    • [10]RXHRSTDETCF (def=0x0) // RXHRSTDETCF
    • [11]RXOVRCF (def=0x0) // RXOVRCF
    • [12]RXMSGENDCF (def=0x0) // RXMSGENDCF
    • [14]TYPECEVT1CF (def=0x0) // TYPECEVT1CF
    • [15]TYPECEVT2CF (def=0x0) // TYPECEVT2CF
    • [20]FRSEVTCF (def=0x0) // FRSEVTCF
  • 0x4000DC1CTX_ORDSET// UCPD Tx Ordered Set Type Register

    • [0:19]TXORDSET (def=0x0) // TXORDSET
  • 0x4000DC20TX_PAYSZ// UCPD Tx payload size Register

    • [0:9]TXPAYSZ (def=0x0) // TXPAYSZ
  • 0x4000DC24TXDR// UCPD Tx Data Register

    • [0:7]TXDATA (def=0x0) // TXDATA
  • 0x4000DC28RX_ORDSET// UCPD Rx Ordered Set Register

    • [0:2]RXORDSET (def=0x0) // RXORDSET
    • [3]RXSOP3OF4 (def=0x0) // RXSOP3OF4
    • [4:6]RXSOPKINVALID (def=0x0) // RXSOPKINVALID
  • 0x4000DC2CRX_PAYSZ// UCPD Rx payload size Register

    • [0:9]RXPAYSZ (def=0x0) // RXPAYSZ
  • 0x4000DC30RXDR// UCPD Receive Data Register

    • [0:7]RXDATA (def=0x0) // RXDATA
  • 0x4000DC34RX_ORDEXT1// UCPD Rx Ordered Set Extension Register 1

    • [0:19]RXSOPX1 (def=0x0) // RXSOPX1
  • 0x4000DC38RX_ORDEXT2// UCPD Rx Ordered Set Extension Register 2

    • [0:19]RXSOPX2 (def=0x0) // RXSOPX2
  interrupts:
  • [106] UCPD1 // UCPD1 global interrupt
• 0x5000DC00SEC_UCPD1//

  • 0x5000DC00CFGR1// UCPD configuration register 1

    • [0:5]HBITCLKDIV (def=0x0) // HBITCLKDIV
    • [6:10]IFRGAP (def=0x0) // IFRGAP
    • [11:15]TRANSWIN (def=0x0) // TRANSWIN
    • [17:19]PSC_USBPDCLK (def=0x0) // PSC_USBPDCLK
    • [20:28]RXORDSETEN (def=0x0) // RXORDSETEN
    • [29]TXDMAEN (def=0x0) // TXDMAEN
    • [30]RXDMAEN (def=0x0) // RXDMAEN:
    • [31]UCPDEN (def=0x0) // UCPDEN
  • 0x5000DC04CFGR2// UCPD configuration register 2

    • [0]RXFILTDIS (def=0x0) // RXFILTDIS
    • [1]RXFILT2N3 (def=0x0) // RXFILT2N3
    • [2]FORCECLK (def=0x0) // FORCECLK
    • [3]WUPEN (def=0x0) // WUPEN
  • 0x5000DC08CFGR3// UCPD configuration register 3

    • [0:3]TRIM1_NG_CCRPD (def=0x0) // TRIM1_NG_CCRPD
    • [9:12]TRIM1_NG_CC3A0 (def=0x0) // TRIM1_NG_CC3A0
    • [16:19]TRIM2_NG_CCRPD (def=0x0) // TRIM2_NG_CCRPD
    • [25:28]TRIM2_NG_CC3A0 (def=0x0) // TRIM2_NG_CC3A0
  • 0x5000DC0CCR// UCPD control register

    • [0:1]TXMODE (def=0x0) // TXMODE
    • [2]TXSEND (def=0x0) // TXSEND
    • [3]TXHRST (def=0x0) // TXHRST
    • [4]RXMODE (def=0x0) // RXMODE
    • [5]PHYRXEN (def=0x0) // PHYRXEN
    • [6]PHYCCSEL (def=0x0) // PHYCCSEL
    • [7:8]ANASUBMODE (def=0x0) // ANASUBMODE
    • [9]ANAMODE (def=0x0) // ANAMODE
    • [10:11]CCENABLE (def=0x0) // CCENABLE
    • [16]FRSRXEN (def=0x0) // FRSRXEN
    • [17]FRSTX (def=0x0) // FRSTX
    • [18]RDCH (def=0x0) // RDCH
    • [20]CC1TCDIS (def=0x0) // CC1TCDIS
    • [21]CC2TCDIS (def=0x0) // CC2TCDIS
  • 0x5000DC10IMR// UCPD Interrupt Mask Register

    • [0]TXISIE (def=0x0) // TXISIE
    • [1]TXMSGDISCIE (def=0x0) // TXMSGDISCIE
    • [2]TXMSGSENTIE (def=0x0) // TXMSGSENTIE
    • [3]TXMSGABTIE (def=0x0) // TXMSGABTIE
    • [4]HRSTDISCIE (def=0x0) // HRSTDISCIE
    • [5]HRSTSENTIE (def=0x0) // HRSTSENTIE
    • [6]TXUNDIE (def=0x0) // TXUNDIE
    • [8]RXNEIE (def=0x0) // RXNEIE
    • [9]RXORDDETIE (def=0x0) // RXORDDETIE
    • [10]RXHRSTDETIE (def=0x0) // RXHRSTDETIE
    • [11]RXOVRIE (def=0x0) // RXOVRIE
    • [12]RXMSGENDIE (def=0x0) // RXMSGENDIE
    • [14]TYPECEVT1IE (def=0x0) // TYPECEVT1IE
    • [15]TYPECEVT2IE (def=0x0) // TYPECEVT2IE
    • [20]FRSEVTIE (def=0x0) // FRSEVTIE
  • 0x5000DC14SR// UCPD Status Register

    • [0]TXIS (def=0x0) // TXIS
    • [1]TXMSGDISC (def=0x0) // TXMSGDISC
    • [2]TXMSGSENT (def=0x0) // TXMSGSENT
    • [3]TXMSGABT (def=0x0) // TXMSGABT
    • [4]HRSTDISC (def=0x0) // HRSTDISC
    • [5]HRSTSENT (def=0x0) // HRSTSENT
    • [6]TXUND (def=0x0) // TXUND
    • [8]RXNE (def=0x0) // RXNE
    • [9]RXORDDET (def=0x0) // RXORDDET
    • [10]RXHRSTDET (def=0x0) // RXHRSTDET
    • [11]RXOVR (def=0x0) // RXOVR
    • [12]RXMSGEND (def=0x0) // RXMSGEND
    • [13]RXERR (def=0x0) // RXERR
    • [14]TYPECEVT1 (def=0x0) // TYPECEVT1
    • [15]TYPECEVT2 (def=0x0) // TYPECEVT2
    • [16:17]TYPEC_VSTATE_CC1 (def=0x0) // TYPEC_VSTATE_CC1
    • [18:19]TYPEC_VSTATE_CC2 (def=0x0) // TYPEC_VSTATE_CC2
    • [20]FRSEVT (def=0x0) // FRSEVT
  • 0x5000DC18ICR// UCPD Interrupt Clear Register

    • [1]TXMSGDISCCF (def=0x0) // TXMSGDISCCF
    • [2]TXMSGSENTCF (def=0x0) // TXMSGSENTCF
    • [3]TXMSGABTCF (def=0x0) // TXMSGABTCF
    • [4]HRSTDISCCF (def=0x0) // HRSTDISCCF
    • [5]HRSTSENTCF (def=0x0) // HRSTSENTCF
    • [6]TXUNDCF (def=0x0) // TXUNDCF
    • [9]RXORDDETCF (def=0x0) // RXORDDETCF
    • [10]RXHRSTDETCF (def=0x0) // RXHRSTDETCF
    • [11]RXOVRCF (def=0x0) // RXOVRCF
    • [12]RXMSGENDCF (def=0x0) // RXMSGENDCF
    • [14]TYPECEVT1CF (def=0x0) // TYPECEVT1CF
    • [15]TYPECEVT2CF (def=0x0) // TYPECEVT2CF
    • [20]FRSEVTCF (def=0x0) // FRSEVTCF
  • 0x5000DC1CTX_ORDSET// UCPD Tx Ordered Set Type Register

    • [0:19]TXORDSET (def=0x0) // TXORDSET
  • 0x5000DC20TX_PAYSZ// UCPD Tx payload size Register

    • [0:9]TXPAYSZ (def=0x0) // TXPAYSZ
  • 0x5000DC24TXDR// UCPD Tx Data Register

    • [0:7]TXDATA (def=0x0) // TXDATA
  • 0x5000DC28RX_ORDSET// UCPD Rx Ordered Set Register

    • [0:2]RXORDSET (def=0x0) // RXORDSET
    • [3]RXSOP3OF4 (def=0x0) // RXSOP3OF4
    • [4:6]RXSOPKINVALID (def=0x0) // RXSOPKINVALID
  • 0x5000DC2CRX_PAYSZ// UCPD Rx payload size Register

    • [0:9]RXPAYSZ (def=0x0) // RXPAYSZ
  • 0x5000DC30RXDR// UCPD Receive Data Register

    • [0:7]RXDATA (def=0x0) // RXDATA
  • 0x5000DC34RX_ORDEXT1// UCPD Rx Ordered Set Extension Register 1

    • [0:19]RXSOPX1 (def=0x0) // RXSOPX1
  • 0x5000DC38RX_ORDEXT2// UCPD Rx Ordered Set Extension Register 2

    • [0:19]RXSOPX2 (def=0x0) // RXSOPX2
• 0x40013800USART1// Universal synchronous asynchronous receiver transmitter

  • 0x40013800CR1_enabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interruptenable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
    • [30]TXFEIE (def=0x0) // TXFEIE
    • [31]RXFFIE (def=0x0) // RXFFIE
  • 0x40013800CR1_disabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interrupt enable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt enable
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
  • 0x40013804CR2// Control register 2

    • [24:31]ADD (def=0x0) // Address of the USART node
    • [23]RTOEN (def=0x0) // Receiver timeout enable
    • [21:22]ABRMOD (def=0x0) // Auto baud rate mode
    • [20]ABREN (def=0x0) // Auto baud rate enable
    • [19]MSBFIRST (def=0x0) // Most significant bit first
    • [18]DATAINV (def=0x0) // Binary data inversion
    • [17]TXINV (def=0x0) // TX pin active level inversion
    • [16]RXINV (def=0x0) // RX pin active level inversion
    • [15]SWAP (def=0x0) // Swap TX/RX pins
    • [14]LINEN (def=0x0) // LIN mode enable
    • [12:13]STOP (def=0x0) // STOP bits
    • [11]CLKEN (def=0x0) // Clock enable
    • [10]CPOL (def=0x0) // Clock polarity
    • [9]CPHA (def=0x0) // Clock phase
    • [8]LBCL (def=0x0) // Last bit clock pulse
    • [6]LBDIE (def=0x0) // LIN break detection interrupt enable
    • [5]LBDL (def=0x0) // LIN break detection length
    • [4]ADDM7 (def=0x0) // 7-bit Address Detection/4-bit Address Detection
    • [0]SLVEN (def=0x0) // SLVEN
    • [3]DIS_NSS (def=0x0) // DIS_NSS
  • 0x40013808CR3// Control register 3

    • [17:19]SCARCNT (def=0x0) // Smartcard auto-retry count
    • [15]DEP (def=0x0) // Driver enable polarity selection
    • [14]DEM (def=0x0) // Driver enable mode
    • [13]DDRE (def=0x0) // DMA Disable on Reception Error
    • [12]OVRDIS (def=0x0) // Overrun Disable
    • [11]ONEBIT (def=0x0) // One sample bit method enable
    • [10]CTSIE (def=0x0) // CTS interrupt enable
    • [9]CTSE (def=0x0) // CTS enable
    • [8]RTSE (def=0x0) // RTS enable
    • [7]DMAT (def=0x0) // DMA enable transmitter
    • [6]DMAR (def=0x0) // DMA enable receiver
    • [5]SCEN (def=0x0) // Smartcard mode enable
    • [4]NACK (def=0x0) // Smartcard NACK enable
    • [3]HDSEL (def=0x0) // Half-duplex selection
    • [2]IRLP (def=0x0) // Ir low-power
    • [1]IREN (def=0x0) // Ir mode enable
    • [0]EIE (def=0x0) // Error interrupt enable
    • [23]TXFTIE (def=0x0) // TXFTIE
    • [24]TCBGTIE (def=0x0) // TCBGTIE
    • [25:27]RXFTCFG (def=0x0) // RXFTCFG
    • [28]RXFTIE (def=0x0) // RXFTIE
    • [29:31]TXFTCFG (def=0x0) // TXFTCFG
  • 0x4001380CBRR// Baud rate register

    • [0:15]BRR (def=0x0) // BRR
  • 0x40013810GTPR// Guard time and prescaler register

    • [8:15]GT (def=0x0) // Guard time value
    • [0:7]PSC (def=0x0) // Prescaler value
  • 0x40013814RTOR// Receiver timeout register

    • [24:31]BLEN (def=0x0) // Block Length
    • [0:23]RTO (def=0x0) // Receiver timeout value
  • 0x40013818RQR// Request register

    • [4]TXFRQ (def=0x0) // Transmit data flush request
    • [3]RXFRQ (def=0x0) // Receive data flush request
    • [2]MMRQ (def=0x0) // Mute mode request
    • [1]SBKRQ (def=0x0) // Send break request
    • [0]ABRRQ (def=0x0) // Auto baud rate request
  • 0x4001381CISR_enabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [23]TXFE (def=0x1) // TXFE
    • [24]RXFF (def=0x0) // RXFF
    • [25]TCBGT (def=0x1) // TCBGT
    • [26]RXFT (def=0x0) // RXFT
    • [27]TXFT (def=0x0) // TXFT
  • 0x4001381CISR_disabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [13]UDR (def=0x0) // UDR
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [25]TCBGT (def=0x0) // TCBGT
  • 0x40013820ICR// Interrupt flag clear register

    • [17]CMCF (def=0x0) // Character match clear flag
    • [12]EOBCF (def=0x0) // End of block clear flag
    • [11]RTOCF (def=0x0) // Receiver timeout clear flag
    • [9]CTSCF (def=0x0) // CTS clear flag
    • [8]LBDCF (def=0x0) // LIN break detection clear flag
    • [6]TCCF (def=0x0) // Transmission complete clear flag
    • [4]IDLECF (def=0x0) // Idle line detected clear flag
    • [3]ORECF (def=0x0) // Overrun error clear flag
    • [2]NECF (def=0x0) // Noise detected clear flag
    • [1]FECF (def=0x0) // Framing error clear flag
    • [0]PECF (def=0x0) // Parity error clear flag
    • [5]TXFECF (def=0x0) // TXFECF
    • [7]TCBGTCF (def=0x0) // TCBGTCF
    • [13]UDRCF (def=0x0) // UDRCF
  • 0x40013824RDR// Receive data register

    • [0:8]RDR (def=0x0) // Receive data value
  • 0x40013828TDR// Transmit data register

    • [0:8]TDR (def=0x0) // Transmit data value
  • 0x4001382CPRESC// PRESC

    • [0:3]PRESCALER (def=0x0) // PRESCALER
  • 0x40013830AUTOCR// AUTOCR

    • [31]TECLREN (def=0x1) // TECLREN
    • [18]IDLEDIS (def=0x0) // IDLEDIS
    • [19:22]TRIGSEL (def=0x0) // TRIGSEL
    • [17]TRIGEN (def=0x0) // TRIGEN
    • [16]TRIGPOL (def=0x0) // TRIPOL
    • [0:15]TDN (def=0x0) // TDN
  interrupts:
  • [49] USART1 // USART1 global interrupt
• 0x50013800SEC_USART1//

  • 0x50013800CR1_enabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interruptenable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
    • [30]TXFEIE (def=0x0) // TXFEIE
    • [31]RXFFIE (def=0x0) // RXFFIE
  • 0x50013800CR1_disabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interrupt enable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt enable
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
  • 0x50013804CR2// Control register 2

    • [24:31]ADD (def=0x0) // Address of the USART node
    • [23]RTOEN (def=0x0) // Receiver timeout enable
    • [21:22]ABRMOD (def=0x0) // Auto baud rate mode
    • [20]ABREN (def=0x0) // Auto baud rate enable
    • [19]MSBFIRST (def=0x0) // Most significant bit first
    • [18]DATAINV (def=0x0) // Binary data inversion
    • [17]TXINV (def=0x0) // TX pin active level inversion
    • [16]RXINV (def=0x0) // RX pin active level inversion
    • [15]SWAP (def=0x0) // Swap TX/RX pins
    • [14]LINEN (def=0x0) // LIN mode enable
    • [12:13]STOP (def=0x0) // STOP bits
    • [11]CLKEN (def=0x0) // Clock enable
    • [10]CPOL (def=0x0) // Clock polarity
    • [9]CPHA (def=0x0) // Clock phase
    • [8]LBCL (def=0x0) // Last bit clock pulse
    • [6]LBDIE (def=0x0) // LIN break detection interrupt enable
    • [5]LBDL (def=0x0) // LIN break detection length
    • [4]ADDM7 (def=0x0) // 7-bit Address Detection/4-bit Address Detection
    • [0]SLVEN (def=0x0) // SLVEN
    • [3]DIS_NSS (def=0x0) // DIS_NSS
  • 0x50013808CR3// Control register 3

    • [17:19]SCARCNT (def=0x0) // Smartcard auto-retry count
    • [15]DEP (def=0x0) // Driver enable polarity selection
    • [14]DEM (def=0x0) // Driver enable mode
    • [13]DDRE (def=0x0) // DMA Disable on Reception Error
    • [12]OVRDIS (def=0x0) // Overrun Disable
    • [11]ONEBIT (def=0x0) // One sample bit method enable
    • [10]CTSIE (def=0x0) // CTS interrupt enable
    • [9]CTSE (def=0x0) // CTS enable
    • [8]RTSE (def=0x0) // RTS enable
    • [7]DMAT (def=0x0) // DMA enable transmitter
    • [6]DMAR (def=0x0) // DMA enable receiver
    • [5]SCEN (def=0x0) // Smartcard mode enable
    • [4]NACK (def=0x0) // Smartcard NACK enable
    • [3]HDSEL (def=0x0) // Half-duplex selection
    • [2]IRLP (def=0x0) // Ir low-power
    • [1]IREN (def=0x0) // Ir mode enable
    • [0]EIE (def=0x0) // Error interrupt enable
    • [23]TXFTIE (def=0x0) // TXFTIE
    • [24]TCBGTIE (def=0x0) // TCBGTIE
    • [25:27]RXFTCFG (def=0x0) // RXFTCFG
    • [28]RXFTIE (def=0x0) // RXFTIE
    • [29:31]TXFTCFG (def=0x0) // TXFTCFG
  • 0x5001380CBRR// Baud rate register

    • [0:15]BRR (def=0x0) // BRR
  • 0x50013810GTPR// Guard time and prescaler register

    • [8:15]GT (def=0x0) // Guard time value
    • [0:7]PSC (def=0x0) // Prescaler value
  • 0x50013814RTOR// Receiver timeout register

    • [24:31]BLEN (def=0x0) // Block Length
    • [0:23]RTO (def=0x0) // Receiver timeout value
  • 0x50013818RQR// Request register

    • [4]TXFRQ (def=0x0) // Transmit data flush request
    • [3]RXFRQ (def=0x0) // Receive data flush request
    • [2]MMRQ (def=0x0) // Mute mode request
    • [1]SBKRQ (def=0x0) // Send break request
    • [0]ABRRQ (def=0x0) // Auto baud rate request
  • 0x5001381CISR_enabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [23]TXFE (def=0x1) // TXFE
    • [24]RXFF (def=0x0) // RXFF
    • [25]TCBGT (def=0x1) // TCBGT
    • [26]RXFT (def=0x0) // RXFT
    • [27]TXFT (def=0x0) // TXFT
  • 0x5001381CISR_disabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [13]UDR (def=0x0) // UDR
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [25]TCBGT (def=0x0) // TCBGT
  • 0x50013820ICR// Interrupt flag clear register

    • [17]CMCF (def=0x0) // Character match clear flag
    • [12]EOBCF (def=0x0) // End of block clear flag
    • [11]RTOCF (def=0x0) // Receiver timeout clear flag
    • [9]CTSCF (def=0x0) // CTS clear flag
    • [8]LBDCF (def=0x0) // LIN break detection clear flag
    • [6]TCCF (def=0x0) // Transmission complete clear flag
    • [4]IDLECF (def=0x0) // Idle line detected clear flag
    • [3]ORECF (def=0x0) // Overrun error clear flag
    • [2]NECF (def=0x0) // Noise detected clear flag
    • [1]FECF (def=0x0) // Framing error clear flag
    • [0]PECF (def=0x0) // Parity error clear flag
    • [5]TXFECF (def=0x0) // TXFECF
    • [7]TCBGTCF (def=0x0) // TCBGTCF
    • [13]UDRCF (def=0x0) // UDRCF
  • 0x50013824RDR// Receive data register

    • [0:8]RDR (def=0x0) // Receive data value
  • 0x50013828TDR// Transmit data register

    • [0:8]TDR (def=0x0) // Transmit data value
  • 0x5001382CPRESC// PRESC

    • [0:3]PRESCALER (def=0x0) // PRESCALER
  • 0x50013830AUTOCR// AUTOCR

    • [31]TECLREN (def=0x1) // TECLREN
    • [18]IDLEDIS (def=0x0) // IDLEDIS
    • [19:22]TRIGSEL (def=0x0) // TRIGSEL
    • [17]TRIGEN (def=0x0) // TRIGEN
    • [16]TRIGPOL (def=0x0) // TRIPOL
    • [0:15]TDN (def=0x0) // TDN
• 0x40004400USART2//

  • 0x40004400CR1_enabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interruptenable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
    • [30]TXFEIE (def=0x0) // TXFEIE
    • [31]RXFFIE (def=0x0) // RXFFIE
  • 0x40004400CR1_disabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interrupt enable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt enable
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
  • 0x40004404CR2// Control register 2

    • [24:31]ADD (def=0x0) // Address of the USART node
    • [23]RTOEN (def=0x0) // Receiver timeout enable
    • [21:22]ABRMOD (def=0x0) // Auto baud rate mode
    • [20]ABREN (def=0x0) // Auto baud rate enable
    • [19]MSBFIRST (def=0x0) // Most significant bit first
    • [18]DATAINV (def=0x0) // Binary data inversion
    • [17]TXINV (def=0x0) // TX pin active level inversion
    • [16]RXINV (def=0x0) // RX pin active level inversion
    • [15]SWAP (def=0x0) // Swap TX/RX pins
    • [14]LINEN (def=0x0) // LIN mode enable
    • [12:13]STOP (def=0x0) // STOP bits
    • [11]CLKEN (def=0x0) // Clock enable
    • [10]CPOL (def=0x0) // Clock polarity
    • [9]CPHA (def=0x0) // Clock phase
    • [8]LBCL (def=0x0) // Last bit clock pulse
    • [6]LBDIE (def=0x0) // LIN break detection interrupt enable
    • [5]LBDL (def=0x0) // LIN break detection length
    • [4]ADDM7 (def=0x0) // 7-bit Address Detection/4-bit Address Detection
    • [0]SLVEN (def=0x0) // SLVEN
    • [3]DIS_NSS (def=0x0) // DIS_NSS
  • 0x40004408CR3// Control register 3

    • [17:19]SCARCNT (def=0x0) // Smartcard auto-retry count
    • [15]DEP (def=0x0) // Driver enable polarity selection
    • [14]DEM (def=0x0) // Driver enable mode
    • [13]DDRE (def=0x0) // DMA Disable on Reception Error
    • [12]OVRDIS (def=0x0) // Overrun Disable
    • [11]ONEBIT (def=0x0) // One sample bit method enable
    • [10]CTSIE (def=0x0) // CTS interrupt enable
    • [9]CTSE (def=0x0) // CTS enable
    • [8]RTSE (def=0x0) // RTS enable
    • [7]DMAT (def=0x0) // DMA enable transmitter
    • [6]DMAR (def=0x0) // DMA enable receiver
    • [5]SCEN (def=0x0) // Smartcard mode enable
    • [4]NACK (def=0x0) // Smartcard NACK enable
    • [3]HDSEL (def=0x0) // Half-duplex selection
    • [2]IRLP (def=0x0) // Ir low-power
    • [1]IREN (def=0x0) // Ir mode enable
    • [0]EIE (def=0x0) // Error interrupt enable
    • [23]TXFTIE (def=0x0) // TXFTIE
    • [24]TCBGTIE (def=0x0) // TCBGTIE
    • [25:27]RXFTCFG (def=0x0) // RXFTCFG
    • [28]RXFTIE (def=0x0) // RXFTIE
    • [29:31]TXFTCFG (def=0x0) // TXFTCFG
  • 0x4000440CBRR// Baud rate register

    • [0:15]BRR (def=0x0) // BRR
  • 0x40004410GTPR// Guard time and prescaler register

    • [8:15]GT (def=0x0) // Guard time value
    • [0:7]PSC (def=0x0) // Prescaler value
  • 0x40004414RTOR// Receiver timeout register

    • [24:31]BLEN (def=0x0) // Block Length
    • [0:23]RTO (def=0x0) // Receiver timeout value
  • 0x40004418RQR// Request register

    • [4]TXFRQ (def=0x0) // Transmit data flush request
    • [3]RXFRQ (def=0x0) // Receive data flush request
    • [2]MMRQ (def=0x0) // Mute mode request
    • [1]SBKRQ (def=0x0) // Send break request
    • [0]ABRRQ (def=0x0) // Auto baud rate request
  • 0x4000441CISR_enabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [23]TXFE (def=0x1) // TXFE
    • [24]RXFF (def=0x0) // RXFF
    • [25]TCBGT (def=0x1) // TCBGT
    • [26]RXFT (def=0x0) // RXFT
    • [27]TXFT (def=0x0) // TXFT
  • 0x4000441CISR_disabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [13]UDR (def=0x0) // UDR
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [25]TCBGT (def=0x0) // TCBGT
  • 0x40004420ICR// Interrupt flag clear register

    • [17]CMCF (def=0x0) // Character match clear flag
    • [12]EOBCF (def=0x0) // End of block clear flag
    • [11]RTOCF (def=0x0) // Receiver timeout clear flag
    • [9]CTSCF (def=0x0) // CTS clear flag
    • [8]LBDCF (def=0x0) // LIN break detection clear flag
    • [6]TCCF (def=0x0) // Transmission complete clear flag
    • [4]IDLECF (def=0x0) // Idle line detected clear flag
    • [3]ORECF (def=0x0) // Overrun error clear flag
    • [2]NECF (def=0x0) // Noise detected clear flag
    • [1]FECF (def=0x0) // Framing error clear flag
    • [0]PECF (def=0x0) // Parity error clear flag
    • [5]TXFECF (def=0x0) // TXFECF
    • [7]TCBGTCF (def=0x0) // TCBGTCF
    • [13]UDRCF (def=0x0) // UDRCF
  • 0x40004424RDR// Receive data register

    • [0:8]RDR (def=0x0) // Receive data value
  • 0x40004428TDR// Transmit data register

    • [0:8]TDR (def=0x0) // Transmit data value
  • 0x4000442CPRESC// PRESC

    • [0:3]PRESCALER (def=0x0) // PRESCALER
  • 0x40004430AUTOCR// AUTOCR

    • [31]TECLREN (def=0x1) // TECLREN
    • [18]IDLEDIS (def=0x0) // IDLEDIS
    • [19:22]TRIGSEL (def=0x0) // TRIGSEL
    • [17]TRIGEN (def=0x0) // TRIGEN
    • [16]TRIGPOL (def=0x0) // TRIPOL
    • [0:15]TDN (def=0x0) // TDN
  interrupts:
  • [50] USART2 // USART2 global interrupt
• 0x50004400SEC_USART2//

  • 0x50004400CR1_enabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interruptenable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
    • [30]TXFEIE (def=0x0) // TXFEIE
    • [31]RXFFIE (def=0x0) // RXFFIE
  • 0x50004400CR1_disabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interrupt enable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt enable
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
  • 0x50004404CR2// Control register 2

    • [24:31]ADD (def=0x0) // Address of the USART node
    • [23]RTOEN (def=0x0) // Receiver timeout enable
    • [21:22]ABRMOD (def=0x0) // Auto baud rate mode
    • [20]ABREN (def=0x0) // Auto baud rate enable
    • [19]MSBFIRST (def=0x0) // Most significant bit first
    • [18]DATAINV (def=0x0) // Binary data inversion
    • [17]TXINV (def=0x0) // TX pin active level inversion
    • [16]RXINV (def=0x0) // RX pin active level inversion
    • [15]SWAP (def=0x0) // Swap TX/RX pins
    • [14]LINEN (def=0x0) // LIN mode enable
    • [12:13]STOP (def=0x0) // STOP bits
    • [11]CLKEN (def=0x0) // Clock enable
    • [10]CPOL (def=0x0) // Clock polarity
    • [9]CPHA (def=0x0) // Clock phase
    • [8]LBCL (def=0x0) // Last bit clock pulse
    • [6]LBDIE (def=0x0) // LIN break detection interrupt enable
    • [5]LBDL (def=0x0) // LIN break detection length
    • [4]ADDM7 (def=0x0) // 7-bit Address Detection/4-bit Address Detection
    • [0]SLVEN (def=0x0) // SLVEN
    • [3]DIS_NSS (def=0x0) // DIS_NSS
  • 0x50004408CR3// Control register 3

    • [17:19]SCARCNT (def=0x0) // Smartcard auto-retry count
    • [15]DEP (def=0x0) // Driver enable polarity selection
    • [14]DEM (def=0x0) // Driver enable mode
    • [13]DDRE (def=0x0) // DMA Disable on Reception Error
    • [12]OVRDIS (def=0x0) // Overrun Disable
    • [11]ONEBIT (def=0x0) // One sample bit method enable
    • [10]CTSIE (def=0x0) // CTS interrupt enable
    • [9]CTSE (def=0x0) // CTS enable
    • [8]RTSE (def=0x0) // RTS enable
    • [7]DMAT (def=0x0) // DMA enable transmitter
    • [6]DMAR (def=0x0) // DMA enable receiver
    • [5]SCEN (def=0x0) // Smartcard mode enable
    • [4]NACK (def=0x0) // Smartcard NACK enable
    • [3]HDSEL (def=0x0) // Half-duplex selection
    • [2]IRLP (def=0x0) // Ir low-power
    • [1]IREN (def=0x0) // Ir mode enable
    • [0]EIE (def=0x0) // Error interrupt enable
    • [23]TXFTIE (def=0x0) // TXFTIE
    • [24]TCBGTIE (def=0x0) // TCBGTIE
    • [25:27]RXFTCFG (def=0x0) // RXFTCFG
    • [28]RXFTIE (def=0x0) // RXFTIE
    • [29:31]TXFTCFG (def=0x0) // TXFTCFG
  • 0x5000440CBRR// Baud rate register

    • [0:15]BRR (def=0x0) // BRR
  • 0x50004410GTPR// Guard time and prescaler register

    • [8:15]GT (def=0x0) // Guard time value
    • [0:7]PSC (def=0x0) // Prescaler value
  • 0x50004414RTOR// Receiver timeout register

    • [24:31]BLEN (def=0x0) // Block Length
    • [0:23]RTO (def=0x0) // Receiver timeout value
  • 0x50004418RQR// Request register

    • [4]TXFRQ (def=0x0) // Transmit data flush request
    • [3]RXFRQ (def=0x0) // Receive data flush request
    • [2]MMRQ (def=0x0) // Mute mode request
    • [1]SBKRQ (def=0x0) // Send break request
    • [0]ABRRQ (def=0x0) // Auto baud rate request
  • 0x5000441CISR_enabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [23]TXFE (def=0x1) // TXFE
    • [24]RXFF (def=0x0) // RXFF
    • [25]TCBGT (def=0x1) // TCBGT
    • [26]RXFT (def=0x0) // RXFT
    • [27]TXFT (def=0x0) // TXFT
  • 0x5000441CISR_disabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [13]UDR (def=0x0) // UDR
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [25]TCBGT (def=0x0) // TCBGT
  • 0x50004420ICR// Interrupt flag clear register

    • [17]CMCF (def=0x0) // Character match clear flag
    • [12]EOBCF (def=0x0) // End of block clear flag
    • [11]RTOCF (def=0x0) // Receiver timeout clear flag
    • [9]CTSCF (def=0x0) // CTS clear flag
    • [8]LBDCF (def=0x0) // LIN break detection clear flag
    • [6]TCCF (def=0x0) // Transmission complete clear flag
    • [4]IDLECF (def=0x0) // Idle line detected clear flag
    • [3]ORECF (def=0x0) // Overrun error clear flag
    • [2]NECF (def=0x0) // Noise detected clear flag
    • [1]FECF (def=0x0) // Framing error clear flag
    • [0]PECF (def=0x0) // Parity error clear flag
    • [5]TXFECF (def=0x0) // TXFECF
    • [7]TCBGTCF (def=0x0) // TCBGTCF
    • [13]UDRCF (def=0x0) // UDRCF
  • 0x50004424RDR// Receive data register

    • [0:8]RDR (def=0x0) // Receive data value
  • 0x50004428TDR// Transmit data register

    • [0:8]TDR (def=0x0) // Transmit data value
  • 0x5000442CPRESC// PRESC

    • [0:3]PRESCALER (def=0x0) // PRESCALER
  • 0x50004430AUTOCR// AUTOCR

    • [31]TECLREN (def=0x1) // TECLREN
    • [18]IDLEDIS (def=0x0) // IDLEDIS
    • [19:22]TRIGSEL (def=0x0) // TRIGSEL
    • [17]TRIGEN (def=0x0) // TRIGEN
    • [16]TRIGPOL (def=0x0) // TRIPOL
    • [0:15]TDN (def=0x0) // TDN
• 0x40004800USART3//

  • 0x40004800CR1_enabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interruptenable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
    • [30]TXFEIE (def=0x0) // TXFEIE
    • [31]RXFFIE (def=0x0) // RXFFIE
  • 0x40004800CR1_disabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interrupt enable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt enable
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
  • 0x40004804CR2// Control register 2

    • [24:31]ADD (def=0x0) // Address of the USART node
    • [23]RTOEN (def=0x0) // Receiver timeout enable
    • [21:22]ABRMOD (def=0x0) // Auto baud rate mode
    • [20]ABREN (def=0x0) // Auto baud rate enable
    • [19]MSBFIRST (def=0x0) // Most significant bit first
    • [18]DATAINV (def=0x0) // Binary data inversion
    • [17]TXINV (def=0x0) // TX pin active level inversion
    • [16]RXINV (def=0x0) // RX pin active level inversion
    • [15]SWAP (def=0x0) // Swap TX/RX pins
    • [14]LINEN (def=0x0) // LIN mode enable
    • [12:13]STOP (def=0x0) // STOP bits
    • [11]CLKEN (def=0x0) // Clock enable
    • [10]CPOL (def=0x0) // Clock polarity
    • [9]CPHA (def=0x0) // Clock phase
    • [8]LBCL (def=0x0) // Last bit clock pulse
    • [6]LBDIE (def=0x0) // LIN break detection interrupt enable
    • [5]LBDL (def=0x0) // LIN break detection length
    • [4]ADDM7 (def=0x0) // 7-bit Address Detection/4-bit Address Detection
    • [0]SLVEN (def=0x0) // SLVEN
    • [3]DIS_NSS (def=0x0) // DIS_NSS
  • 0x40004808CR3// Control register 3

    • [17:19]SCARCNT (def=0x0) // Smartcard auto-retry count
    • [15]DEP (def=0x0) // Driver enable polarity selection
    • [14]DEM (def=0x0) // Driver enable mode
    • [13]DDRE (def=0x0) // DMA Disable on Reception Error
    • [12]OVRDIS (def=0x0) // Overrun Disable
    • [11]ONEBIT (def=0x0) // One sample bit method enable
    • [10]CTSIE (def=0x0) // CTS interrupt enable
    • [9]CTSE (def=0x0) // CTS enable
    • [8]RTSE (def=0x0) // RTS enable
    • [7]DMAT (def=0x0) // DMA enable transmitter
    • [6]DMAR (def=0x0) // DMA enable receiver
    • [5]SCEN (def=0x0) // Smartcard mode enable
    • [4]NACK (def=0x0) // Smartcard NACK enable
    • [3]HDSEL (def=0x0) // Half-duplex selection
    • [2]IRLP (def=0x0) // Ir low-power
    • [1]IREN (def=0x0) // Ir mode enable
    • [0]EIE (def=0x0) // Error interrupt enable
    • [23]TXFTIE (def=0x0) // TXFTIE
    • [24]TCBGTIE (def=0x0) // TCBGTIE
    • [25:27]RXFTCFG (def=0x0) // RXFTCFG
    • [28]RXFTIE (def=0x0) // RXFTIE
    • [29:31]TXFTCFG (def=0x0) // TXFTCFG
  • 0x4000480CBRR// Baud rate register

    • [0:15]BRR (def=0x0) // BRR
  • 0x40004810GTPR// Guard time and prescaler register

    • [8:15]GT (def=0x0) // Guard time value
    • [0:7]PSC (def=0x0) // Prescaler value
  • 0x40004814RTOR// Receiver timeout register

    • [24:31]BLEN (def=0x0) // Block Length
    • [0:23]RTO (def=0x0) // Receiver timeout value
  • 0x40004818RQR// Request register

    • [4]TXFRQ (def=0x0) // Transmit data flush request
    • [3]RXFRQ (def=0x0) // Receive data flush request
    • [2]MMRQ (def=0x0) // Mute mode request
    • [1]SBKRQ (def=0x0) // Send break request
    • [0]ABRRQ (def=0x0) // Auto baud rate request
  • 0x4000481CISR_enabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [23]TXFE (def=0x1) // TXFE
    • [24]RXFF (def=0x0) // RXFF
    • [25]TCBGT (def=0x1) // TCBGT
    • [26]RXFT (def=0x0) // RXFT
    • [27]TXFT (def=0x0) // TXFT
  • 0x4000481CISR_disabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [13]UDR (def=0x0) // UDR
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [25]TCBGT (def=0x0) // TCBGT
  • 0x40004820ICR// Interrupt flag clear register

    • [17]CMCF (def=0x0) // Character match clear flag
    • [12]EOBCF (def=0x0) // End of block clear flag
    • [11]RTOCF (def=0x0) // Receiver timeout clear flag
    • [9]CTSCF (def=0x0) // CTS clear flag
    • [8]LBDCF (def=0x0) // LIN break detection clear flag
    • [6]TCCF (def=0x0) // Transmission complete clear flag
    • [4]IDLECF (def=0x0) // Idle line detected clear flag
    • [3]ORECF (def=0x0) // Overrun error clear flag
    • [2]NECF (def=0x0) // Noise detected clear flag
    • [1]FECF (def=0x0) // Framing error clear flag
    • [0]PECF (def=0x0) // Parity error clear flag
    • [5]TXFECF (def=0x0) // TXFECF
    • [7]TCBGTCF (def=0x0) // TCBGTCF
    • [13]UDRCF (def=0x0) // UDRCF
  • 0x40004824RDR// Receive data register

    • [0:8]RDR (def=0x0) // Receive data value
  • 0x40004828TDR// Transmit data register

    • [0:8]TDR (def=0x0) // Transmit data value
  • 0x4000482CPRESC// PRESC

    • [0:3]PRESCALER (def=0x0) // PRESCALER
  • 0x40004830AUTOCR// AUTOCR

    • [31]TECLREN (def=0x1) // TECLREN
    • [18]IDLEDIS (def=0x0) // IDLEDIS
    • [19:22]TRIGSEL (def=0x0) // TRIGSEL
    • [17]TRIGEN (def=0x0) // TRIGEN
    • [16]TRIGPOL (def=0x0) // TRIPOL
    • [0:15]TDN (def=0x0) // TDN
  interrupts:
  • [51] USART3 // USART3 global interrupt
• 0x50004800SEC_USART3//

  • 0x50004800CR1_enabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interruptenable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
    • [30]TXFEIE (def=0x0) // TXFEIE
    • [31]RXFFIE (def=0x0) // RXFFIE
  • 0x50004800CR1_disabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interrupt enable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt enable
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
  • 0x50004804CR2// Control register 2

    • [24:31]ADD (def=0x0) // Address of the USART node
    • [23]RTOEN (def=0x0) // Receiver timeout enable
    • [21:22]ABRMOD (def=0x0) // Auto baud rate mode
    • [20]ABREN (def=0x0) // Auto baud rate enable
    • [19]MSBFIRST (def=0x0) // Most significant bit first
    • [18]DATAINV (def=0x0) // Binary data inversion
    • [17]TXINV (def=0x0) // TX pin active level inversion
    • [16]RXINV (def=0x0) // RX pin active level inversion
    • [15]SWAP (def=0x0) // Swap TX/RX pins
    • [14]LINEN (def=0x0) // LIN mode enable
    • [12:13]STOP (def=0x0) // STOP bits
    • [11]CLKEN (def=0x0) // Clock enable
    • [10]CPOL (def=0x0) // Clock polarity
    • [9]CPHA (def=0x0) // Clock phase
    • [8]LBCL (def=0x0) // Last bit clock pulse
    • [6]LBDIE (def=0x0) // LIN break detection interrupt enable
    • [5]LBDL (def=0x0) // LIN break detection length
    • [4]ADDM7 (def=0x0) // 7-bit Address Detection/4-bit Address Detection
    • [0]SLVEN (def=0x0) // SLVEN
    • [3]DIS_NSS (def=0x0) // DIS_NSS
  • 0x50004808CR3// Control register 3

    • [17:19]SCARCNT (def=0x0) // Smartcard auto-retry count
    • [15]DEP (def=0x0) // Driver enable polarity selection
    • [14]DEM (def=0x0) // Driver enable mode
    • [13]DDRE (def=0x0) // DMA Disable on Reception Error
    • [12]OVRDIS (def=0x0) // Overrun Disable
    • [11]ONEBIT (def=0x0) // One sample bit method enable
    • [10]CTSIE (def=0x0) // CTS interrupt enable
    • [9]CTSE (def=0x0) // CTS enable
    • [8]RTSE (def=0x0) // RTS enable
    • [7]DMAT (def=0x0) // DMA enable transmitter
    • [6]DMAR (def=0x0) // DMA enable receiver
    • [5]SCEN (def=0x0) // Smartcard mode enable
    • [4]NACK (def=0x0) // Smartcard NACK enable
    • [3]HDSEL (def=0x0) // Half-duplex selection
    • [2]IRLP (def=0x0) // Ir low-power
    • [1]IREN (def=0x0) // Ir mode enable
    • [0]EIE (def=0x0) // Error interrupt enable
    • [23]TXFTIE (def=0x0) // TXFTIE
    • [24]TCBGTIE (def=0x0) // TCBGTIE
    • [25:27]RXFTCFG (def=0x0) // RXFTCFG
    • [28]RXFTIE (def=0x0) // RXFTIE
    • [29:31]TXFTCFG (def=0x0) // TXFTCFG
  • 0x5000480CBRR// Baud rate register

    • [0:15]BRR (def=0x0) // BRR
  • 0x50004810GTPR// Guard time and prescaler register

    • [8:15]GT (def=0x0) // Guard time value
    • [0:7]PSC (def=0x0) // Prescaler value
  • 0x50004814RTOR// Receiver timeout register

    • [24:31]BLEN (def=0x0) // Block Length
    • [0:23]RTO (def=0x0) // Receiver timeout value
  • 0x50004818RQR// Request register

    • [4]TXFRQ (def=0x0) // Transmit data flush request
    • [3]RXFRQ (def=0x0) // Receive data flush request
    • [2]MMRQ (def=0x0) // Mute mode request
    • [1]SBKRQ (def=0x0) // Send break request
    • [0]ABRRQ (def=0x0) // Auto baud rate request
  • 0x5000481CISR_enabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [23]TXFE (def=0x1) // TXFE
    • [24]RXFF (def=0x0) // RXFF
    • [25]TCBGT (def=0x1) // TCBGT
    • [26]RXFT (def=0x0) // RXFT
    • [27]TXFT (def=0x0) // TXFT
  • 0x5000481CISR_disabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [13]UDR (def=0x0) // UDR
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [25]TCBGT (def=0x0) // TCBGT
  • 0x50004820ICR// Interrupt flag clear register

    • [17]CMCF (def=0x0) // Character match clear flag
    • [12]EOBCF (def=0x0) // End of block clear flag
    • [11]RTOCF (def=0x0) // Receiver timeout clear flag
    • [9]CTSCF (def=0x0) // CTS clear flag
    • [8]LBDCF (def=0x0) // LIN break detection clear flag
    • [6]TCCF (def=0x0) // Transmission complete clear flag
    • [4]IDLECF (def=0x0) // Idle line detected clear flag
    • [3]ORECF (def=0x0) // Overrun error clear flag
    • [2]NECF (def=0x0) // Noise detected clear flag
    • [1]FECF (def=0x0) // Framing error clear flag
    • [0]PECF (def=0x0) // Parity error clear flag
    • [5]TXFECF (def=0x0) // TXFECF
    • [7]TCBGTCF (def=0x0) // TCBGTCF
    • [13]UDRCF (def=0x0) // UDRCF
  • 0x50004824RDR// Receive data register

    • [0:8]RDR (def=0x0) // Receive data value
  • 0x50004828TDR// Transmit data register

    • [0:8]TDR (def=0x0) // Transmit data value
  • 0x5000482CPRESC// PRESC

    • [0:3]PRESCALER (def=0x0) // PRESCALER
  • 0x50004830AUTOCR// AUTOCR

    • [31]TECLREN (def=0x1) // TECLREN
    • [18]IDLEDIS (def=0x0) // IDLEDIS
    • [19:22]TRIGSEL (def=0x0) // TRIGSEL
    • [17]TRIGEN (def=0x0) // TRIGEN
    • [16]TRIGPOL (def=0x0) // TRIPOL
    • [0:15]TDN (def=0x0) // TDN
• 0x40004C00UART4//

  • 0x40004C00CR1_enabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interruptenable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
    • [30]TXFEIE (def=0x0) // TXFEIE
    • [31]RXFFIE (def=0x0) // RXFFIE
  • 0x40004C00CR1_disabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interrupt enable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt enable
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
  • 0x40004C04CR2// Control register 2

    • [24:31]ADD (def=0x0) // Address of the USART node
    • [23]RTOEN (def=0x0) // Receiver timeout enable
    • [21:22]ABRMOD (def=0x0) // Auto baud rate mode
    • [20]ABREN (def=0x0) // Auto baud rate enable
    • [19]MSBFIRST (def=0x0) // Most significant bit first
    • [18]DATAINV (def=0x0) // Binary data inversion
    • [17]TXINV (def=0x0) // TX pin active level inversion
    • [16]RXINV (def=0x0) // RX pin active level inversion
    • [15]SWAP (def=0x0) // Swap TX/RX pins
    • [14]LINEN (def=0x0) // LIN mode enable
    • [12:13]STOP (def=0x0) // STOP bits
    • [11]CLKEN (def=0x0) // Clock enable
    • [10]CPOL (def=0x0) // Clock polarity
    • [9]CPHA (def=0x0) // Clock phase
    • [8]LBCL (def=0x0) // Last bit clock pulse
    • [6]LBDIE (def=0x0) // LIN break detection interrupt enable
    • [5]LBDL (def=0x0) // LIN break detection length
    • [4]ADDM7 (def=0x0) // 7-bit Address Detection/4-bit Address Detection
    • [0]SLVEN (def=0x0) // SLVEN
    • [3]DIS_NSS (def=0x0) // DIS_NSS
  • 0x40004C08CR3// Control register 3

    • [17:19]SCARCNT (def=0x0) // Smartcard auto-retry count
    • [15]DEP (def=0x0) // Driver enable polarity selection
    • [14]DEM (def=0x0) // Driver enable mode
    • [13]DDRE (def=0x0) // DMA Disable on Reception Error
    • [12]OVRDIS (def=0x0) // Overrun Disable
    • [11]ONEBIT (def=0x0) // One sample bit method enable
    • [10]CTSIE (def=0x0) // CTS interrupt enable
    • [9]CTSE (def=0x0) // CTS enable
    • [8]RTSE (def=0x0) // RTS enable
    • [7]DMAT (def=0x0) // DMA enable transmitter
    • [6]DMAR (def=0x0) // DMA enable receiver
    • [5]SCEN (def=0x0) // Smartcard mode enable
    • [4]NACK (def=0x0) // Smartcard NACK enable
    • [3]HDSEL (def=0x0) // Half-duplex selection
    • [2]IRLP (def=0x0) // Ir low-power
    • [1]IREN (def=0x0) // Ir mode enable
    • [0]EIE (def=0x0) // Error interrupt enable
    • [23]TXFTIE (def=0x0) // TXFTIE
    • [24]TCBGTIE (def=0x0) // TCBGTIE
    • [25:27]RXFTCFG (def=0x0) // RXFTCFG
    • [28]RXFTIE (def=0x0) // RXFTIE
    • [29:31]TXFTCFG (def=0x0) // TXFTCFG
  • 0x40004C0CBRR// Baud rate register

    • [0:15]BRR (def=0x0) // BRR
  • 0x40004C10GTPR// Guard time and prescaler register

    • [8:15]GT (def=0x0) // Guard time value
    • [0:7]PSC (def=0x0) // Prescaler value
  • 0x40004C14RTOR// Receiver timeout register

    • [24:31]BLEN (def=0x0) // Block Length
    • [0:23]RTO (def=0x0) // Receiver timeout value
  • 0x40004C18RQR// Request register

    • [4]TXFRQ (def=0x0) // Transmit data flush request
    • [3]RXFRQ (def=0x0) // Receive data flush request
    • [2]MMRQ (def=0x0) // Mute mode request
    • [1]SBKRQ (def=0x0) // Send break request
    • [0]ABRRQ (def=0x0) // Auto baud rate request
  • 0x40004C1CISR_enabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [23]TXFE (def=0x1) // TXFE
    • [24]RXFF (def=0x0) // RXFF
    • [25]TCBGT (def=0x1) // TCBGT
    • [26]RXFT (def=0x0) // RXFT
    • [27]TXFT (def=0x0) // TXFT
  • 0x40004C1CISR_disabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [13]UDR (def=0x0) // UDR
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [25]TCBGT (def=0x0) // TCBGT
  • 0x40004C20ICR// Interrupt flag clear register

    • [17]CMCF (def=0x0) // Character match clear flag
    • [12]EOBCF (def=0x0) // End of block clear flag
    • [11]RTOCF (def=0x0) // Receiver timeout clear flag
    • [9]CTSCF (def=0x0) // CTS clear flag
    • [8]LBDCF (def=0x0) // LIN break detection clear flag
    • [6]TCCF (def=0x0) // Transmission complete clear flag
    • [4]IDLECF (def=0x0) // Idle line detected clear flag
    • [3]ORECF (def=0x0) // Overrun error clear flag
    • [2]NECF (def=0x0) // Noise detected clear flag
    • [1]FECF (def=0x0) // Framing error clear flag
    • [0]PECF (def=0x0) // Parity error clear flag
    • [5]TXFECF (def=0x0) // TXFECF
    • [7]TCBGTCF (def=0x0) // TCBGTCF
    • [13]UDRCF (def=0x0) // UDRCF
  • 0x40004C24RDR// Receive data register

    • [0:8]RDR (def=0x0) // Receive data value
  • 0x40004C28TDR// Transmit data register

    • [0:8]TDR (def=0x0) // Transmit data value
  • 0x40004C2CPRESC// PRESC

    • [0:3]PRESCALER (def=0x0) // PRESCALER
  • 0x40004C30AUTOCR// AUTOCR

    • [31]TECLREN (def=0x1) // TECLREN
    • [18]IDLEDIS (def=0x0) // IDLEDIS
    • [19:22]TRIGSEL (def=0x0) // TRIGSEL
    • [17]TRIGEN (def=0x0) // TRIGEN
    • [16]TRIGPOL (def=0x0) // TRIPOL
    • [0:15]TDN (def=0x0) // TDN
  interrupts:
  • [52] UART4 // UART4 global interrupt
• 0x50004C00SEC_UART4//

  • 0x50004C00CR1_enabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interruptenable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
    • [30]TXFEIE (def=0x0) // TXFEIE
    • [31]RXFFIE (def=0x0) // RXFFIE
  • 0x50004C00CR1_disabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interrupt enable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt enable
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
  • 0x50004C04CR2// Control register 2

    • [24:31]ADD (def=0x0) // Address of the USART node
    • [23]RTOEN (def=0x0) // Receiver timeout enable
    • [21:22]ABRMOD (def=0x0) // Auto baud rate mode
    • [20]ABREN (def=0x0) // Auto baud rate enable
    • [19]MSBFIRST (def=0x0) // Most significant bit first
    • [18]DATAINV (def=0x0) // Binary data inversion
    • [17]TXINV (def=0x0) // TX pin active level inversion
    • [16]RXINV (def=0x0) // RX pin active level inversion
    • [15]SWAP (def=0x0) // Swap TX/RX pins
    • [14]LINEN (def=0x0) // LIN mode enable
    • [12:13]STOP (def=0x0) // STOP bits
    • [11]CLKEN (def=0x0) // Clock enable
    • [10]CPOL (def=0x0) // Clock polarity
    • [9]CPHA (def=0x0) // Clock phase
    • [8]LBCL (def=0x0) // Last bit clock pulse
    • [6]LBDIE (def=0x0) // LIN break detection interrupt enable
    • [5]LBDL (def=0x0) // LIN break detection length
    • [4]ADDM7 (def=0x0) // 7-bit Address Detection/4-bit Address Detection
    • [0]SLVEN (def=0x0) // SLVEN
    • [3]DIS_NSS (def=0x0) // DIS_NSS
  • 0x50004C08CR3// Control register 3

    • [17:19]SCARCNT (def=0x0) // Smartcard auto-retry count
    • [15]DEP (def=0x0) // Driver enable polarity selection
    • [14]DEM (def=0x0) // Driver enable mode
    • [13]DDRE (def=0x0) // DMA Disable on Reception Error
    • [12]OVRDIS (def=0x0) // Overrun Disable
    • [11]ONEBIT (def=0x0) // One sample bit method enable
    • [10]CTSIE (def=0x0) // CTS interrupt enable
    • [9]CTSE (def=0x0) // CTS enable
    • [8]RTSE (def=0x0) // RTS enable
    • [7]DMAT (def=0x0) // DMA enable transmitter
    • [6]DMAR (def=0x0) // DMA enable receiver
    • [5]SCEN (def=0x0) // Smartcard mode enable
    • [4]NACK (def=0x0) // Smartcard NACK enable
    • [3]HDSEL (def=0x0) // Half-duplex selection
    • [2]IRLP (def=0x0) // Ir low-power
    • [1]IREN (def=0x0) // Ir mode enable
    • [0]EIE (def=0x0) // Error interrupt enable
    • [23]TXFTIE (def=0x0) // TXFTIE
    • [24]TCBGTIE (def=0x0) // TCBGTIE
    • [25:27]RXFTCFG (def=0x0) // RXFTCFG
    • [28]RXFTIE (def=0x0) // RXFTIE
    • [29:31]TXFTCFG (def=0x0) // TXFTCFG
  • 0x50004C0CBRR// Baud rate register

    • [0:15]BRR (def=0x0) // BRR
  • 0x50004C10GTPR// Guard time and prescaler register

    • [8:15]GT (def=0x0) // Guard time value
    • [0:7]PSC (def=0x0) // Prescaler value
  • 0x50004C14RTOR// Receiver timeout register

    • [24:31]BLEN (def=0x0) // Block Length
    • [0:23]RTO (def=0x0) // Receiver timeout value
  • 0x50004C18RQR// Request register

    • [4]TXFRQ (def=0x0) // Transmit data flush request
    • [3]RXFRQ (def=0x0) // Receive data flush request
    • [2]MMRQ (def=0x0) // Mute mode request
    • [1]SBKRQ (def=0x0) // Send break request
    • [0]ABRRQ (def=0x0) // Auto baud rate request
  • 0x50004C1CISR_enabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [23]TXFE (def=0x1) // TXFE
    • [24]RXFF (def=0x0) // RXFF
    • [25]TCBGT (def=0x1) // TCBGT
    • [26]RXFT (def=0x0) // RXFT
    • [27]TXFT (def=0x0) // TXFT
  • 0x50004C1CISR_disabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [13]UDR (def=0x0) // UDR
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [25]TCBGT (def=0x0) // TCBGT
  • 0x50004C20ICR// Interrupt flag clear register

    • [17]CMCF (def=0x0) // Character match clear flag
    • [12]EOBCF (def=0x0) // End of block clear flag
    • [11]RTOCF (def=0x0) // Receiver timeout clear flag
    • [9]CTSCF (def=0x0) // CTS clear flag
    • [8]LBDCF (def=0x0) // LIN break detection clear flag
    • [6]TCCF (def=0x0) // Transmission complete clear flag
    • [4]IDLECF (def=0x0) // Idle line detected clear flag
    • [3]ORECF (def=0x0) // Overrun error clear flag
    • [2]NECF (def=0x0) // Noise detected clear flag
    • [1]FECF (def=0x0) // Framing error clear flag
    • [0]PECF (def=0x0) // Parity error clear flag
    • [5]TXFECF (def=0x0) // TXFECF
    • [7]TCBGTCF (def=0x0) // TCBGTCF
    • [13]UDRCF (def=0x0) // UDRCF
  • 0x50004C24RDR// Receive data register

    • [0:8]RDR (def=0x0) // Receive data value
  • 0x50004C28TDR// Transmit data register

    • [0:8]TDR (def=0x0) // Transmit data value
  • 0x50004C2CPRESC// PRESC

    • [0:3]PRESCALER (def=0x0) // PRESCALER
  • 0x50004C30AUTOCR// AUTOCR

    • [31]TECLREN (def=0x1) // TECLREN
    • [18]IDLEDIS (def=0x0) // IDLEDIS
    • [19:22]TRIGSEL (def=0x0) // TRIGSEL
    • [17]TRIGEN (def=0x0) // TRIGEN
    • [16]TRIGPOL (def=0x0) // TRIPOL
    • [0:15]TDN (def=0x0) // TDN
• 0x40005000UART5//

  • 0x40005000CR1_enabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interruptenable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
    • [30]TXFEIE (def=0x0) // TXFEIE
    • [31]RXFFIE (def=0x0) // RXFFIE
  • 0x40005000CR1_disabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interrupt enable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt enable
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
  • 0x40005004CR2// Control register 2

    • [24:31]ADD (def=0x0) // Address of the USART node
    • [23]RTOEN (def=0x0) // Receiver timeout enable
    • [21:22]ABRMOD (def=0x0) // Auto baud rate mode
    • [20]ABREN (def=0x0) // Auto baud rate enable
    • [19]MSBFIRST (def=0x0) // Most significant bit first
    • [18]DATAINV (def=0x0) // Binary data inversion
    • [17]TXINV (def=0x0) // TX pin active level inversion
    • [16]RXINV (def=0x0) // RX pin active level inversion
    • [15]SWAP (def=0x0) // Swap TX/RX pins
    • [14]LINEN (def=0x0) // LIN mode enable
    • [12:13]STOP (def=0x0) // STOP bits
    • [11]CLKEN (def=0x0) // Clock enable
    • [10]CPOL (def=0x0) // Clock polarity
    • [9]CPHA (def=0x0) // Clock phase
    • [8]LBCL (def=0x0) // Last bit clock pulse
    • [6]LBDIE (def=0x0) // LIN break detection interrupt enable
    • [5]LBDL (def=0x0) // LIN break detection length
    • [4]ADDM7 (def=0x0) // 7-bit Address Detection/4-bit Address Detection
    • [0]SLVEN (def=0x0) // SLVEN
    • [3]DIS_NSS (def=0x0) // DIS_NSS
  • 0x40005008CR3// Control register 3

    • [17:19]SCARCNT (def=0x0) // Smartcard auto-retry count
    • [15]DEP (def=0x0) // Driver enable polarity selection
    • [14]DEM (def=0x0) // Driver enable mode
    • [13]DDRE (def=0x0) // DMA Disable on Reception Error
    • [12]OVRDIS (def=0x0) // Overrun Disable
    • [11]ONEBIT (def=0x0) // One sample bit method enable
    • [10]CTSIE (def=0x0) // CTS interrupt enable
    • [9]CTSE (def=0x0) // CTS enable
    • [8]RTSE (def=0x0) // RTS enable
    • [7]DMAT (def=0x0) // DMA enable transmitter
    • [6]DMAR (def=0x0) // DMA enable receiver
    • [5]SCEN (def=0x0) // Smartcard mode enable
    • [4]NACK (def=0x0) // Smartcard NACK enable
    • [3]HDSEL (def=0x0) // Half-duplex selection
    • [2]IRLP (def=0x0) // Ir low-power
    • [1]IREN (def=0x0) // Ir mode enable
    • [0]EIE (def=0x0) // Error interrupt enable
    • [23]TXFTIE (def=0x0) // TXFTIE
    • [24]TCBGTIE (def=0x0) // TCBGTIE
    • [25:27]RXFTCFG (def=0x0) // RXFTCFG
    • [28]RXFTIE (def=0x0) // RXFTIE
    • [29:31]TXFTCFG (def=0x0) // TXFTCFG
  • 0x4000500CBRR// Baud rate register

    • [0:15]BRR (def=0x0) // BRR
  • 0x40005010GTPR// Guard time and prescaler register

    • [8:15]GT (def=0x0) // Guard time value
    • [0:7]PSC (def=0x0) // Prescaler value
  • 0x40005014RTOR// Receiver timeout register

    • [24:31]BLEN (def=0x0) // Block Length
    • [0:23]RTO (def=0x0) // Receiver timeout value
  • 0x40005018RQR// Request register

    • [4]TXFRQ (def=0x0) // Transmit data flush request
    • [3]RXFRQ (def=0x0) // Receive data flush request
    • [2]MMRQ (def=0x0) // Mute mode request
    • [1]SBKRQ (def=0x0) // Send break request
    • [0]ABRRQ (def=0x0) // Auto baud rate request
  • 0x4000501CISR_enabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [23]TXFE (def=0x1) // TXFE
    • [24]RXFF (def=0x0) // RXFF
    • [25]TCBGT (def=0x1) // TCBGT
    • [26]RXFT (def=0x0) // RXFT
    • [27]TXFT (def=0x0) // TXFT
  • 0x4000501CISR_disabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [13]UDR (def=0x0) // UDR
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [25]TCBGT (def=0x0) // TCBGT
  • 0x40005020ICR// Interrupt flag clear register

    • [17]CMCF (def=0x0) // Character match clear flag
    • [12]EOBCF (def=0x0) // End of block clear flag
    • [11]RTOCF (def=0x0) // Receiver timeout clear flag
    • [9]CTSCF (def=0x0) // CTS clear flag
    • [8]LBDCF (def=0x0) // LIN break detection clear flag
    • [6]TCCF (def=0x0) // Transmission complete clear flag
    • [4]IDLECF (def=0x0) // Idle line detected clear flag
    • [3]ORECF (def=0x0) // Overrun error clear flag
    • [2]NECF (def=0x0) // Noise detected clear flag
    • [1]FECF (def=0x0) // Framing error clear flag
    • [0]PECF (def=0x0) // Parity error clear flag
    • [5]TXFECF (def=0x0) // TXFECF
    • [7]TCBGTCF (def=0x0) // TCBGTCF
    • [13]UDRCF (def=0x0) // UDRCF
  • 0x40005024RDR// Receive data register

    • [0:8]RDR (def=0x0) // Receive data value
  • 0x40005028TDR// Transmit data register

    • [0:8]TDR (def=0x0) // Transmit data value
  • 0x4000502CPRESC// PRESC

    • [0:3]PRESCALER (def=0x0) // PRESCALER
  • 0x40005030AUTOCR// AUTOCR

    • [31]TECLREN (def=0x1) // TECLREN
    • [18]IDLEDIS (def=0x0) // IDLEDIS
    • [19:22]TRIGSEL (def=0x0) // TRIGSEL
    • [17]TRIGEN (def=0x0) // TRIGEN
    • [16]TRIGPOL (def=0x0) // TRIPOL
    • [0:15]TDN (def=0x0) // TDN
  interrupts:
  • [53] UART5 // UART5 global interrupt
• 0x50005000SEC_UART5//

  • 0x50005000CR1_enabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interruptenable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
    • [30]TXFEIE (def=0x0) // TXFEIE
    • [31]RXFFIE (def=0x0) // RXFFIE
  • 0x50005000CR1_disabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interrupt enable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt enable
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
  • 0x50005004CR2// Control register 2

    • [24:31]ADD (def=0x0) // Address of the USART node
    • [23]RTOEN (def=0x0) // Receiver timeout enable
    • [21:22]ABRMOD (def=0x0) // Auto baud rate mode
    • [20]ABREN (def=0x0) // Auto baud rate enable
    • [19]MSBFIRST (def=0x0) // Most significant bit first
    • [18]DATAINV (def=0x0) // Binary data inversion
    • [17]TXINV (def=0x0) // TX pin active level inversion
    • [16]RXINV (def=0x0) // RX pin active level inversion
    • [15]SWAP (def=0x0) // Swap TX/RX pins
    • [14]LINEN (def=0x0) // LIN mode enable
    • [12:13]STOP (def=0x0) // STOP bits
    • [11]CLKEN (def=0x0) // Clock enable
    • [10]CPOL (def=0x0) // Clock polarity
    • [9]CPHA (def=0x0) // Clock phase
    • [8]LBCL (def=0x0) // Last bit clock pulse
    • [6]LBDIE (def=0x0) // LIN break detection interrupt enable
    • [5]LBDL (def=0x0) // LIN break detection length
    • [4]ADDM7 (def=0x0) // 7-bit Address Detection/4-bit Address Detection
    • [0]SLVEN (def=0x0) // SLVEN
    • [3]DIS_NSS (def=0x0) // DIS_NSS
  • 0x50005008CR3// Control register 3

    • [17:19]SCARCNT (def=0x0) // Smartcard auto-retry count
    • [15]DEP (def=0x0) // Driver enable polarity selection
    • [14]DEM (def=0x0) // Driver enable mode
    • [13]DDRE (def=0x0) // DMA Disable on Reception Error
    • [12]OVRDIS (def=0x0) // Overrun Disable
    • [11]ONEBIT (def=0x0) // One sample bit method enable
    • [10]CTSIE (def=0x0) // CTS interrupt enable
    • [9]CTSE (def=0x0) // CTS enable
    • [8]RTSE (def=0x0) // RTS enable
    • [7]DMAT (def=0x0) // DMA enable transmitter
    • [6]DMAR (def=0x0) // DMA enable receiver
    • [5]SCEN (def=0x0) // Smartcard mode enable
    • [4]NACK (def=0x0) // Smartcard NACK enable
    • [3]HDSEL (def=0x0) // Half-duplex selection
    • [2]IRLP (def=0x0) // Ir low-power
    • [1]IREN (def=0x0) // Ir mode enable
    • [0]EIE (def=0x0) // Error interrupt enable
    • [23]TXFTIE (def=0x0) // TXFTIE
    • [24]TCBGTIE (def=0x0) // TCBGTIE
    • [25:27]RXFTCFG (def=0x0) // RXFTCFG
    • [28]RXFTIE (def=0x0) // RXFTIE
    • [29:31]TXFTCFG (def=0x0) // TXFTCFG
  • 0x5000500CBRR// Baud rate register

    • [0:15]BRR (def=0x0) // BRR
  • 0x50005010GTPR// Guard time and prescaler register

    • [8:15]GT (def=0x0) // Guard time value
    • [0:7]PSC (def=0x0) // Prescaler value
  • 0x50005014RTOR// Receiver timeout register

    • [24:31]BLEN (def=0x0) // Block Length
    • [0:23]RTO (def=0x0) // Receiver timeout value
  • 0x50005018RQR// Request register

    • [4]TXFRQ (def=0x0) // Transmit data flush request
    • [3]RXFRQ (def=0x0) // Receive data flush request
    • [2]MMRQ (def=0x0) // Mute mode request
    • [1]SBKRQ (def=0x0) // Send break request
    • [0]ABRRQ (def=0x0) // Auto baud rate request
  • 0x5000501CISR_enabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [23]TXFE (def=0x1) // TXFE
    • [24]RXFF (def=0x0) // RXFF
    • [25]TCBGT (def=0x1) // TCBGT
    • [26]RXFT (def=0x0) // RXFT
    • [27]TXFT (def=0x0) // TXFT
  • 0x5000501CISR_disabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [13]UDR (def=0x0) // UDR
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [25]TCBGT (def=0x0) // TCBGT
  • 0x50005020ICR// Interrupt flag clear register

    • [17]CMCF (def=0x0) // Character match clear flag
    • [12]EOBCF (def=0x0) // End of block clear flag
    • [11]RTOCF (def=0x0) // Receiver timeout clear flag
    • [9]CTSCF (def=0x0) // CTS clear flag
    • [8]LBDCF (def=0x0) // LIN break detection clear flag
    • [6]TCCF (def=0x0) // Transmission complete clear flag
    • [4]IDLECF (def=0x0) // Idle line detected clear flag
    • [3]ORECF (def=0x0) // Overrun error clear flag
    • [2]NECF (def=0x0) // Noise detected clear flag
    • [1]FECF (def=0x0) // Framing error clear flag
    • [0]PECF (def=0x0) // Parity error clear flag
    • [5]TXFECF (def=0x0) // TXFECF
    • [7]TCBGTCF (def=0x0) // TCBGTCF
    • [13]UDRCF (def=0x0) // UDRCF
  • 0x50005024RDR// Receive data register

    • [0:8]RDR (def=0x0) // Receive data value
  • 0x50005028TDR// Transmit data register

    • [0:8]TDR (def=0x0) // Transmit data value
  • 0x5000502CPRESC// PRESC

    • [0:3]PRESCALER (def=0x0) // PRESCALER
  • 0x50005030AUTOCR// AUTOCR

    • [31]TECLREN (def=0x1) // TECLREN
    • [18]IDLEDIS (def=0x0) // IDLEDIS
    • [19:22]TRIGSEL (def=0x0) // TRIGSEL
    • [17]TRIGEN (def=0x0) // TRIGEN
    • [16]TRIGPOL (def=0x0) // TRIPOL
    • [0:15]TDN (def=0x0) // TDN
• 0x40006400USART6//

  • 0x40006400CR1_enabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interruptenable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
    • [30]TXFEIE (def=0x0) // TXFEIE
    • [31]RXFFIE (def=0x0) // RXFFIE
  • 0x40006400CR1_disabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interrupt enable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt enable
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
  • 0x40006404CR2// Control register 2

    • [24:31]ADD (def=0x0) // Address of the USART node
    • [23]RTOEN (def=0x0) // Receiver timeout enable
    • [21:22]ABRMOD (def=0x0) // Auto baud rate mode
    • [20]ABREN (def=0x0) // Auto baud rate enable
    • [19]MSBFIRST (def=0x0) // Most significant bit first
    • [18]DATAINV (def=0x0) // Binary data inversion
    • [17]TXINV (def=0x0) // TX pin active level inversion
    • [16]RXINV (def=0x0) // RX pin active level inversion
    • [15]SWAP (def=0x0) // Swap TX/RX pins
    • [14]LINEN (def=0x0) // LIN mode enable
    • [12:13]STOP (def=0x0) // STOP bits
    • [11]CLKEN (def=0x0) // Clock enable
    • [10]CPOL (def=0x0) // Clock polarity
    • [9]CPHA (def=0x0) // Clock phase
    • [8]LBCL (def=0x0) // Last bit clock pulse
    • [6]LBDIE (def=0x0) // LIN break detection interrupt enable
    • [5]LBDL (def=0x0) // LIN break detection length
    • [4]ADDM7 (def=0x0) // 7-bit Address Detection/4-bit Address Detection
    • [0]SLVEN (def=0x0) // SLVEN
    • [3]DIS_NSS (def=0x0) // DIS_NSS
  • 0x40006408CR3// Control register 3

    • [17:19]SCARCNT (def=0x0) // Smartcard auto-retry count
    • [15]DEP (def=0x0) // Driver enable polarity selection
    • [14]DEM (def=0x0) // Driver enable mode
    • [13]DDRE (def=0x0) // DMA Disable on Reception Error
    • [12]OVRDIS (def=0x0) // Overrun Disable
    • [11]ONEBIT (def=0x0) // One sample bit method enable
    • [10]CTSIE (def=0x0) // CTS interrupt enable
    • [9]CTSE (def=0x0) // CTS enable
    • [8]RTSE (def=0x0) // RTS enable
    • [7]DMAT (def=0x0) // DMA enable transmitter
    • [6]DMAR (def=0x0) // DMA enable receiver
    • [5]SCEN (def=0x0) // Smartcard mode enable
    • [4]NACK (def=0x0) // Smartcard NACK enable
    • [3]HDSEL (def=0x0) // Half-duplex selection
    • [2]IRLP (def=0x0) // Ir low-power
    • [1]IREN (def=0x0) // Ir mode enable
    • [0]EIE (def=0x0) // Error interrupt enable
    • [23]TXFTIE (def=0x0) // TXFTIE
    • [24]TCBGTIE (def=0x0) // TCBGTIE
    • [25:27]RXFTCFG (def=0x0) // RXFTCFG
    • [28]RXFTIE (def=0x0) // RXFTIE
    • [29:31]TXFTCFG (def=0x0) // TXFTCFG
  • 0x4000640CBRR// Baud rate register

    • [0:15]BRR (def=0x0) // BRR
  • 0x40006410GTPR// Guard time and prescaler register

    • [8:15]GT (def=0x0) // Guard time value
    • [0:7]PSC (def=0x0) // Prescaler value
  • 0x40006414RTOR// Receiver timeout register

    • [24:31]BLEN (def=0x0) // Block Length
    • [0:23]RTO (def=0x0) // Receiver timeout value
  • 0x40006418RQR// Request register

    • [4]TXFRQ (def=0x0) // Transmit data flush request
    • [3]RXFRQ (def=0x0) // Receive data flush request
    • [2]MMRQ (def=0x0) // Mute mode request
    • [1]SBKRQ (def=0x0) // Send break request
    • [0]ABRRQ (def=0x0) // Auto baud rate request
  • 0x4000641CISR_enabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [23]TXFE (def=0x1) // TXFE
    • [24]RXFF (def=0x0) // RXFF
    • [25]TCBGT (def=0x1) // TCBGT
    • [26]RXFT (def=0x0) // RXFT
    • [27]TXFT (def=0x0) // TXFT
  • 0x4000641CISR_disabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [13]UDR (def=0x0) // UDR
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [25]TCBGT (def=0x0) // TCBGT
  • 0x40006420ICR// Interrupt flag clear register

    • [17]CMCF (def=0x0) // Character match clear flag
    • [12]EOBCF (def=0x0) // End of block clear flag
    • [11]RTOCF (def=0x0) // Receiver timeout clear flag
    • [9]CTSCF (def=0x0) // CTS clear flag
    • [8]LBDCF (def=0x0) // LIN break detection clear flag
    • [6]TCCF (def=0x0) // Transmission complete clear flag
    • [4]IDLECF (def=0x0) // Idle line detected clear flag
    • [3]ORECF (def=0x0) // Overrun error clear flag
    • [2]NECF (def=0x0) // Noise detected clear flag
    • [1]FECF (def=0x0) // Framing error clear flag
    • [0]PECF (def=0x0) // Parity error clear flag
    • [5]TXFECF (def=0x0) // TXFECF
    • [7]TCBGTCF (def=0x0) // TCBGTCF
    • [13]UDRCF (def=0x0) // UDRCF
  • 0x40006424RDR// Receive data register

    • [0:8]RDR (def=0x0) // Receive data value
  • 0x40006428TDR// Transmit data register

    • [0:8]TDR (def=0x0) // Transmit data value
  • 0x4000642CPRESC// PRESC

    • [0:3]PRESCALER (def=0x0) // PRESCALER
  • 0x40006430AUTOCR// AUTOCR

    • [31]TECLREN (def=0x1) // TECLREN
    • [18]IDLEDIS (def=0x0) // IDLEDIS
    • [19:22]TRIGSEL (def=0x0) // TRIGSEL
    • [17]TRIGEN (def=0x0) // TRIGEN
    • [16]TRIGPOL (def=0x0) // TRIPOL
    • [0:15]TDN (def=0x0) // TDN
  interrupts:
  • [126] USART6 // USART6 global interrupt
• 0x50006400SEC_USART6//

  • 0x50006400CR1_enabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interruptenable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
    • [30]TXFEIE (def=0x0) // TXFEIE
    • [31]RXFFIE (def=0x0) // RXFFIE
  • 0x50006400CR1_disabled// Control register 1

    • [28]M1 (def=0x0) // Word length
    • [27]EOBIE (def=0x0) // End of Block interrupt enable
    • [26]RTOIE (def=0x0) // Receiver timeout interrupt enable
    • [21:25]DEAT (def=0x0) // DEAT
    • [16:20]DEDT (def=0x0) // DEDT
    • [15]OVER8 (def=0x0) // Oversampling mode
    • [14]CMIE (def=0x0) // Character match interrupt enable
    • [13]MME (def=0x0) // Mute mode enable
    • [12]M0 (def=0x0) // Word length
    • [11]WAKE (def=0x0) // Receiver wakeup method
    • [10]PCE (def=0x0) // Parity control enable
    • [9]PS (def=0x0) // Parity selection
    • [8]PEIE (def=0x0) // PE interrupt enable
    • [7]TXFNFIE (def=0x0) // TXFIFO not full interrupt enable
    • [6]TCIE (def=0x0) // Transmission complete interrupt enable
    • [5]RXFNEIE (def=0x0) // RXFIFO not empty interrupt enable
    • [4]IDLEIE (def=0x0) // IDLE interrupt enable
    • [3]TE (def=0x0) // Transmitter enable
    • [2]RE (def=0x0) // Receiver enable
    • [1]UESM (def=0x0) // USART enable in Stop mode
    • [0]UE (def=0x0) // USART enable
    • [29]FIFOEN (def=0x0) // FIFOEN
  • 0x50006404CR2// Control register 2

    • [24:31]ADD (def=0x0) // Address of the USART node
    • [23]RTOEN (def=0x0) // Receiver timeout enable
    • [21:22]ABRMOD (def=0x0) // Auto baud rate mode
    • [20]ABREN (def=0x0) // Auto baud rate enable
    • [19]MSBFIRST (def=0x0) // Most significant bit first
    • [18]DATAINV (def=0x0) // Binary data inversion
    • [17]TXINV (def=0x0) // TX pin active level inversion
    • [16]RXINV (def=0x0) // RX pin active level inversion
    • [15]SWAP (def=0x0) // Swap TX/RX pins
    • [14]LINEN (def=0x0) // LIN mode enable
    • [12:13]STOP (def=0x0) // STOP bits
    • [11]CLKEN (def=0x0) // Clock enable
    • [10]CPOL (def=0x0) // Clock polarity
    • [9]CPHA (def=0x0) // Clock phase
    • [8]LBCL (def=0x0) // Last bit clock pulse
    • [6]LBDIE (def=0x0) // LIN break detection interrupt enable
    • [5]LBDL (def=0x0) // LIN break detection length
    • [4]ADDM7 (def=0x0) // 7-bit Address Detection/4-bit Address Detection
    • [0]SLVEN (def=0x0) // SLVEN
    • [3]DIS_NSS (def=0x0) // DIS_NSS
  • 0x50006408CR3// Control register 3

    • [17:19]SCARCNT (def=0x0) // Smartcard auto-retry count
    • [15]DEP (def=0x0) // Driver enable polarity selection
    • [14]DEM (def=0x0) // Driver enable mode
    • [13]DDRE (def=0x0) // DMA Disable on Reception Error
    • [12]OVRDIS (def=0x0) // Overrun Disable
    • [11]ONEBIT (def=0x0) // One sample bit method enable
    • [10]CTSIE (def=0x0) // CTS interrupt enable
    • [9]CTSE (def=0x0) // CTS enable
    • [8]RTSE (def=0x0) // RTS enable
    • [7]DMAT (def=0x0) // DMA enable transmitter
    • [6]DMAR (def=0x0) // DMA enable receiver
    • [5]SCEN (def=0x0) // Smartcard mode enable
    • [4]NACK (def=0x0) // Smartcard NACK enable
    • [3]HDSEL (def=0x0) // Half-duplex selection
    • [2]IRLP (def=0x0) // Ir low-power
    • [1]IREN (def=0x0) // Ir mode enable
    • [0]EIE (def=0x0) // Error interrupt enable
    • [23]TXFTIE (def=0x0) // TXFTIE
    • [24]TCBGTIE (def=0x0) // TCBGTIE
    • [25:27]RXFTCFG (def=0x0) // RXFTCFG
    • [28]RXFTIE (def=0x0) // RXFTIE
    • [29:31]TXFTCFG (def=0x0) // TXFTCFG
  • 0x5000640CBRR// Baud rate register

    • [0:15]BRR (def=0x0) // BRR
  • 0x50006410GTPR// Guard time and prescaler register

    • [8:15]GT (def=0x0) // Guard time value
    • [0:7]PSC (def=0x0) // Prescaler value
  • 0x50006414RTOR// Receiver timeout register

    • [24:31]BLEN (def=0x0) // Block Length
    • [0:23]RTO (def=0x0) // Receiver timeout value
  • 0x50006418RQR// Request register

    • [4]TXFRQ (def=0x0) // Transmit data flush request
    • [3]RXFRQ (def=0x0) // Receive data flush request
    • [2]MMRQ (def=0x0) // Mute mode request
    • [1]SBKRQ (def=0x0) // Send break request
    • [0]ABRRQ (def=0x0) // Auto baud rate request
  • 0x5000641CISR_enabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [23]TXFE (def=0x1) // TXFE
    • [24]RXFF (def=0x0) // RXFF
    • [25]TCBGT (def=0x1) // TCBGT
    • [26]RXFT (def=0x0) // RXFT
    • [27]TXFT (def=0x0) // TXFT
  • 0x5000641CISR_disabled// Interrupt & status register

    • [22]REACK (def=0x0) // REACK
    • [21]TEACK (def=0x0) // TEACK
    • [19]RWU (def=0x0) // RWU
    • [18]SBKF (def=0x0) // SBKF
    • [17]CMF (def=0x0) // CMF
    • [16]BUSY (def=0x0) // BUSY
    • [15]ABRF (def=0x0) // ABRF
    • [14]ABRE (def=0x0) // ABRE
    • [13]UDR (def=0x0) // UDR
    • [12]EOBF (def=0x0) // EOBF
    • [11]RTOF (def=0x0) // RTOF
    • [10]CTS (def=0x0) // CTS
    • [9]CTSIF (def=0x0) // CTSIF
    • [8]LBDF (def=0x0) // LBDF
    • [7]TXFNF (def=0x1) // TXFNF
    • [6]TC (def=0x1) // TC
    • [5]RXFNE (def=0x0) // RXFNE
    • [4]IDLE (def=0x0) // IDLE
    • [3]ORE (def=0x0) // ORE
    • [2]NE (def=0x0) // NE
    • [1]FE (def=0x0) // FE
    • [0]PE (def=0x0) // PE
    • [25]TCBGT (def=0x0) // TCBGT
  • 0x50006420ICR// Interrupt flag clear register

    • [17]CMCF (def=0x0) // Character match clear flag
    • [12]EOBCF (def=0x0) // End of block clear flag
    • [11]RTOCF (def=0x0) // Receiver timeout clear flag
    • [9]CTSCF (def=0x0) // CTS clear flag
    • [8]LBDCF (def=0x0) // LIN break detection clear flag
    • [6]TCCF (def=0x0) // Transmission complete clear flag
    • [4]IDLECF (def=0x0) // Idle line detected clear flag
    • [3]ORECF (def=0x0) // Overrun error clear flag
    • [2]NECF (def=0x0) // Noise detected clear flag
    • [1]FECF (def=0x0) // Framing error clear flag
    • [0]PECF (def=0x0) // Parity error clear flag
    • [5]TXFECF (def=0x0) // TXFECF
    • [7]TCBGTCF (def=0x0) // TCBGTCF
    • [13]UDRCF (def=0x0) // UDRCF
  • 0x50006424RDR// Receive data register

    • [0:8]RDR (def=0x0) // Receive data value
  • 0x50006428TDR// Transmit data register

    • [0:8]TDR (def=0x0) // Transmit data value
  • 0x5000642CPRESC// PRESC

    • [0:3]PRESCALER (def=0x0) // PRESCALER
  • 0x50006430AUTOCR// AUTOCR

    • [31]TECLREN (def=0x1) // TECLREN
    • [18]IDLEDIS (def=0x0) // IDLEDIS
    • [19:22]TRIGSEL (def=0x0) // TRIGSEL
    • [17]TRIGEN (def=0x0) // TRIGEN
    • [16]TRIGPOL (def=0x0) // TRIPOL
    • [0:15]TDN (def=0x0) // TDN
• 0x46007400VREFBUF// Voltage reference buffer

  • 0x46007400VREFBUF_CSR// VREFBUF control and status register

    • [0]ENVR (def=0x0) // ENVR
    • [1]HIZ (def=0x1) // HIZ
    • [3]VRR (def=0x0) // VRR
    • [4:6]VRS (def=0x0) // VRS
  • 0x46007404VREFBUF_CCR// VREFBUF calibration control register

    • [0:5]TRIM (def=0x0) // TRIM
• 0x56007400SEC_VREFBUF//

  • 0x56007400VREFBUF_CSR// VREFBUF control and status register

    • [0]ENVR (def=0x0) // ENVR
    • [1]HIZ (def=0x1) // HIZ
    • [3]VRR (def=0x0) // VRR
    • [4:6]VRS (def=0x0) // VRS
  • 0x56007404VREFBUF_CCR// VREFBUF calibration control register

    • [0:5]TRIM (def=0x0) // TRIM
• 0x40002C00WWDG// System window watchdog

  • 0x40002C00CR// Control register

    • [7]WDGA (def=0x0) // Activation bit
    • [0:6]T (def=0x7F) // 7-bit counter (MSB to LSB)
  • 0x40002C04CFR// Configuration register

    • [11:13]WDGTB (def=0x0) // Timer base
    • [9]EWI (def=0x0) // Early wakeup interrupt
    • [0:6]W (def=0x7F) // 7-bit window value
  • 0x40002C08SR// Status register

    • [0]EWIF (def=0x0) // Early wakeup interrupt flag
  interrupts:
  • [0] WWDG // Window Watchdog interrupt
• 0x50002C00SEC_WWDG//

  • 0x50002C00CR// Control register

    • [7]WDGA (def=0x0) // Activation bit
    • [0:6]T (def=0x7F) // 7-bit counter (MSB to LSB)
  • 0x50002C04CFR// Configuration register

    • [11:13]WDGTB (def=0x0) // Timer base
    • [9]EWI (def=0x0) // Early wakeup interrupt
    • [0:6]W (def=0x7F) // 7-bit window value
  • 0x50002C08SR// Status register

    • [0]EWIF (def=0x0) // Early wakeup interrupt flag
• 0xE000EE08DCB// Debug Control Block

  • 0xE000EE08DSCSR// Debug Security Control and Status Register

    • [16]CDS (def=0x0) // Current domain Secure